Runtime adaptive extensible embedded processors - A survey

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5657 LNCS, Issue , 2009, Pages 215-225

  Huynh, Huynh Phung ^a   Mitra, Tulika ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION-SPECIFIC; COMPUTATION ENGINE; CURRENT GENERATION; CUSTOM HARDWARES; CUSTOM INSTRUCTION; CUSTOMIZABLE; DATA PATHS; DYNAMIC APPLICATIONS; DYNAMIC INSTRUCTIONS; EMBEDDED APPLICATION; EMBEDDED PROCESSORS; EXTENSIBLE PROCESSORS; FUNCTIONAL UNITS; POTENTIAL SOLUTIONS; PROCESSOR CORES; RUNTIMES; SOFTWARE SOLUTION; WORKLOAD CHARACTERISTICS;

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; EMBEDDED SOFTWARE; PROGRAM COMPILERS; SURVEYS;

EMBEDDED SYSTEMS;

EID: 70350380178     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-03138-0_23     Document Type: Conference Paper

References (22)

1. Altera. Introduction to the Altera Nios II Soft Processor, ftp://ftp.altera.com/up/pub/Tutorials/DE2/Computer-Organization/ tut-nios2-introduction.pdf
2. ARC. Customizing a Soft Microprocessor Core (2002), http://www.arc.com/ upload/download/ARCIntl-0126-CustomizingSoftMicCore-wp.pdf
3. Bauer, L., Shafique, M., Henkel, J.: Run-time instruction set selection in a transmutable embedded processor. In: DAC (2008)
4. Bauer, L., Shafique, M., Kramer, S., Henkel, J.: RISPP: Rotating instruction set processing platform. In: DAC (2007)
5. Clark, N., Blome, J., Chu, M., Mahlke, S., Biles, S., Flautner, K.: An architecture framework for transparent instruction set customization in embedded processors. In: ISCA (2005)
6. Clark, N., Kudlur, M., Park, H., Mahlke, S., Flautner, K.: Application-specific processing on a general-purpose core via transparent instruction set customization. In: MICRO (2004)
7. Clark, N., Zhong, H., Fan, K., Mahlke, S., Flautner, K., Van Nieuwenhove, K.: OptimoDE: Programmable Accelerator Engines through Retargetable Customization. In: Hot Chips (2004)
8. Faraboschi, P., Brown, G., Fisher, J.A., Desoli, G., Homewood, F.: Lx: A technology platform for customizable VLIW embedded processing. In: ISCA (2000)
9. Gonzalez, R.E.: Xtensa: A configurable and extensible processor. IEEE Micro. 20(2) (2000)
10. Gonzalez, R.E.: A software-configurable processor architecture. IEEE Micro. 26(5) (2006)
11. Huynh, H.P., Mitra, T.: Runtime reconfiguration of custom instructions for real-time embedded systems. In: DATE (2009)
12. Huynh, H.P., Sim, J.E., Mitra, T.: An efficient framework for dynamic reconfiguration of instruction-set customization. In: CASES (2007)
13. Ienne, P., Leupers, R. (eds.): Customizable Embedded Processors. Morgan Kauffman, San Francisco (2006)
14. Jacob, J.A., Chow, P.: Memory interfacing and instruction specification for reconfigurable processors. In: FPGA (1999)
15. Lodi, A., Toma, M., Campi, F., Cappelli, A., Canegallo, R., Guerrieri, R.: A VLIW processor with reconfigurable instruction set for embedded applications. IEEE Journal of Solid-State Circuits 38(11) (2003)
16. Lysecky, R., Stitt, G., Vahid, F.: WARP processors. ACM Transactions on Design Automation of Electronic Systems 11(3) (2006)
17. Razdan, R., Smith, M.D.: A high-performance microarchitecture with hardwareprogrammable functional units. In: MICRO (1994)
18. MIPS Technologies. MIPS Configurable Solutions, http://www.mips.com/ everywhere/technologies/configurability
19. Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Panainte, E.M.: The MOLEN Polymorphic Processor. IEEE Transactions on Computers 53(11) (2004)
20. Wirthlin, M.J., Hutchings, B.L.: A Dynamic Instruction Set Computer. In: FCCM (1995)
21. Xilinx. Microblaze Processor, http://www.xilinx.com/products/design resources/proc-central/microblaze.htm
22. Ye, Z.A., Moshovos, A., Hauck, S., Banerjee, P.: CHIMAERA: A high-performance architecture with a tightly-coupled reconfigurable functional unit. In: ISCA (2000)