A software-configurable processor architecture

IEEE Micro

Volumn 26, Issue 5, 2006, Pages 42-51

  Gonzalez, Ricardo E ^a,b  

^a Stretch   (United States)

^b NONE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

C (PROGRAMMING LANGUAGE); FIELD PROGRAMMABLE GATE ARRAYS; MICROPROGRAMMING; REDUCED INSTRUCTION SET COMPUTING;

FUNCTION DECLARATION; SOFTWARE-CONFIGURABLE PROCESSOR;

PROGRAM PROCESSORS;

EID: 33750401589     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2006.85     Document Type: Article

References (8)

1. G. Estrin, "Organization of Computer Systems: The Fixed-Plus Variable Structure Computer," Proc. Western Joint Computer Conf., Am. Inst. Electrical Engineers, 1960, pp. 33-40.
2. C.G. Bell, J.C. Mudge, and J.E. McNamara, Computer Engineering, Digital Press, 1978.
3. R.E. Gonzalez, "Xtensa: A Configurable and Extensible Processor," IEEE Micro, vol. 20, no. 2, Mar.-Apr. 2000, pp. 60-70.
4. R. Razdan and M.J. Smith, "A High-Performance Microarchitecture with Hardware-Programmable Functional Units," Proc. Int'l Symp. Microarchitecture, ACM Press, 1994, pp. 172-180.
5. R.D. Wittig and P. Chow, "OneChip: An FPGA Processor with Reconfigurable Logic," Proc. IEEE Symp. FPGAs for Custom Computing Machines, IEEE CS Press, 1996, pp. 126-135.
6. J. Cong et al., "Application Specific Instruction Generation for Configurable Processor Architectures," Proc. Int'l Symp. Field-Programmable Gate Arrays, ACM Press, 2004, pp. 183-189.
7. C.R. Rupp et al., "The NAPA Adaptive Processing Architecture," IEEE Symp. FPGAs for Custom Computing Machines, IEEE CS Press, 1998, pp. 28-37.
8. J. Hauser and J. Wawrzynek, "Garp: A MIPS Processor with a Reconfigurable Coprocessor," IEEE Symp. FPGAs for Custom Computing Machines, IEEE CS Press, 1997, pp. 12-21.