Runtime reconfiguration of custom instructions for real-time embedded systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 1536-1541

  Huynh, Huynh Phung ^a   Mitra, Tulika ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; EMBEDDED SYSTEMS; POLYNOMIAL APPROXIMATION;

CUSTOM INSTRUCTION; CUSTOMIZABLE PROCESSORS; EMBEDDED BENCHMARKS; PROCESSOR UTILIZATION; PSEUDO-POLYNOMIAL TIME ALGORITHMS; REAL-TIME EMBEDDED SYSTEMS; RUN TIME RECONFIGURATION; TIMING CONSTRAINTS;

REAL TIME SYSTEMS;

EID: 70350043769     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090906     Document Type: Conference Paper

References (16)

1. K. Atasu, C. Ozturan, G. Dundar, O. Mencer, and W. Luk. CHIPS: Custom hardware instruction processor synthesis. In IEEE TCAD'08.
2. L. Bauer, M. Shafique, S. Kramer, and J. Henkel. RISPP: Rotating instruction set processing platform. In DAC '07.
3. P. Bonzini and L. Pozzi. Polynomial-time subgraph enumeration for automated instruction set extension. In DATE '07.
4. K. S. Chatha and R. Vemuri. Hardware-software codesign for dynamically reconfigurable architectures. In FPL '99.
5. B. P. Dave, G. Lakshminarayana, and N. K. Jha. COSYN: Hardwaresoftware co-synthesis of embedded systems. In DAC '97.
6. R. P. Dick and N. K. Jha. CORDS: Hardware-software co-synthesis of reconfigurable real-time distributed embedded systems. In ICCAD '98.
7. T. Hollstein, J. Becker, A. Kirschbaum, and M. Glesner. HiPART: A new hierarchical semi-interactive HW-/SW partitioning approach with fast debugging for real-time embedded systems. In CODES/CASHE '98.
8. H. P. Huynh and T. Mitra. Instruction-set customization for real-time embedded systems. In DATE '07.
9. H. P. Huynh, J. E. Sim, and T. Mitra. An efficient framework for dynamic reconfiguration of instruction-set customization. In CASES '07.
10. M. Kaul, R. Vemuri, S. Govindarajan, and I. Ouaiss. An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications. In DAC '99.
11. Y. J. Kim and T. Kim. HW/SW partitioning techniques for multi-mode multi-task embedded applications. In GLSVLSI '06.
12. B. Mei, P. Schaumont, and S. Vernalde. A hardware-software partitioning and scheduling algorithm for dynamically reconfigurable embedded systems. In ProRISC '00.
13. K. M. G. Purna and D. Bhatia. Temporal partitioning and scheduling data flow graphs for reconfigurable computers. IEEE Transactions on Computers '99.
14. Y. Shin and K. Choi. Enforcing schedulability of multi-task systems by hardware-software codesign. In CODES '97.
15. Stretch. S5000 software-configurable processors, 2004.
16. P. Yu and T. Mitra. Scalable custom instruction identification for instruction-set extensible processors. In CASES, 2004.