Active replication: Towards a truly SRAM-based FPGA on-line concurrent testing

Proceedings of the 8th IEEE International On-Line Testing Workshop, IOLTW 2002

Volumn , Issue , 2002, Pages 165-169

  Gericota, M G ^a   Alves, G R ^a   Silva, M L ^b   Ferreira, J M ^b  

^a INSTITUTO SUPERIOR DE ENGENHARIA DO PORTO   (Portugal)

^b UNIVERSITY OF PORTO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; FAULT TREE ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); RECONFIGURABLE ARCHITECTURES; SEMICONDUCTOR DEVICE MANUFACTURE;

ACTIVE REPLICATION; CONCURRENT TESTING; HARDWARE RESOURCES; OPERATION FAILURE; PERMANENT FAULTS; RECONFIGURABLE COMPUTING; SEMICONDUCTOR MANUFACTURING; TRANSIENT FAULTS;

RECONFIGURABLE HARDWARE;

EID: 70349346500     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/OLT.2002.1030201     Document Type: Conference Paper

References (18)

1. F. Hanchek, S. Dutt, "Methodologies for Tolerating Cell and Interconnect Faults in FPGAs", IEEE Trans. on Computers, Vol. 47, No. 1, pp. 15-33, Jan. 1998.
2. J. Lach, H. W. Mangione-Smith, M. Potkonjak, "Low Overhead Fault-Tolerant FPGA Systems", IEEE Trans. on VLSI Systems, Vol. 6, No. 2, pp. 212-221, June 1998.
3. N. R. Shnidman, H. W. Mangione-Smith, M. Potkonjak, "On-Line Fault Detection for Bus-Based Field Programmable Gate Arrays", IEEE Trans. on VLSI, Vol. 6, No. 4, pp. 656-666, Dec. 1998.
4. th ACM Intl. Symp. FPGA, pp. 183-192, Feb. 2001.
5. th IEEE Intl. On-Line Testing Workshop, pp. 34-36, July 2001.
6. th IEEE VLSI Test Symp., pp. 387-392, April 1996.
7. C. Stroud, E. Lee, M. Abramovici, "BIST-Based Diagnostic of FPGA Logic Blocks", Proc. Intl. Test Conf., pp. 539-547, Nov. 1997.
8. C. Stroud, S. Wijesuriya, C. Hamilton, M. Abramovici, "Built-In Self-Test of FPGA Interconnect", Proc. Intl. Test Conf., pp. 404-411, Nov. 1998.
9. W. K. Huang, F. J. Meyer, X. Chen, F. Lombardi, "Testing Configurable LUT-Based FPGA's", IEEE Trans. on VLSI, Vol. 6, No. 2, pp. 276-283, June 1998.
10. W. K. Huang, F. J. Meyer, F. Lombardi, "An approach for detecting multiple faulty FPGA logic blocks", IEEE Trans. on Computers, Vol. 49, No. 1, pp. 48-54, Jan. 2000.
11. T. Inoue, S. Miyazaki, H. Fujiwara, "Universal Fault Diagnosis for Look-up Table FPGAs", IEEE Design and Test of Computers, Vol. 15, No 1, pp. 39-44, January-March 1998.
12. M. Renovell, J. M. Portal, J. Figueras, Y. Zorian, "RAM-Based FPGA's: A Test Approach for the Configurable Logic", Proc. DATE Conf., pp. 82-88, February 1998.
13. M. Renovell, J. M. Portal, J. Figueras, Y. Zorian, "Testing the interconnect of RAM-based FPGAs", IEEE Design and Test of Computers, Vol. 15, No 1, pp. 45-50, January-March 1998.
14. th IEEE Intl. On-Line Testing Workshop, pp. 2-7, July 1999.
15. IEEE Std. Test Access Port and Boundary Scan Architecture (IEEE Std. 1149.1), IEEE Std, Board, May 1990.
16. th IEEE Latin-American Test Workshop, pp. 70-75, Feb. 2002.
17. The Programmable Logic Data Book, available at http://www.xilinx.com
18. Politécnico di Torino ITC'99 benchmarks, available at http://www.cad.polito.it/tools/itc99.html