메뉴 건너뛰기





Volumn , Issue , 2001, Pages 183-192

A memory coherence technique for online transient error recovery of FPGA configurations

Author keywords

Error Recovery; Fault Tolerance; FPGA; Memory Coherence

Indexed keywords

COMPUTER HARDWARE; ERROR CORRECTION; LOGIC GATES; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS; STATIC RANDOM ACCESS STORAGE; TABLE LOOKUP;

EID: 0035007821     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/360276.360344     Document Type: Conference Paper
Times cited : (22)

References (21)
  • Reference 정보가 존재하지 않습니다.

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.