Mixed-mode multicore reliability

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2009, Pages 169-180

  Wells, Philip M ^a   Chakraborty, Koushik ^b   Sohi, Gurindar S ^c  

^a GOOGLE INC   (United States)

^b Utah State University   (United States)

^c University of Wisconsin   (United States)

Author keywords

Dual modular redundancy; Multicore

Indexed keywords

APPLICATION PROGRAMS; FAULT TOLERANT COMPUTER SYSTEMS; REDUNDANCY; SOFTWARE RELIABILITY;

DUAL MODULAR REDUNDANCY; FAULT-TOLERANT APPLICATIONS; HARDWARE FAULTS; HIGH RELIABILITY; MULTI CORE; SOFTWARE THREADS; SYSTEM SOFTWARES; SYSTEM THROUGHPUT;

MULTITASKING;

EID: 67650091392     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1508244.1508265     Document Type: Conference Paper

References (38)

1. N. Aggarwal, P. Ranganathan, N. P. Jouppi, and J. E. Smith. Configurable isolation: building high availability systems with commodity multi-core processors. In Proc. of 34th ISCA, 2007. (Pubitemid 47591585)
2. P. Barford and M. Crovella. Generating representative web workloads for network and server performance evaluation. In 1998 Conf. on Meas. & Model. of Comp. Sys., 1998. (Pubitemid 128593231)
3. P. Barham, B. Dragovic, K. Fraser, S. Hand, T. Harris, A. Ho, R. Neugebauer, I. Pratt, and A. Warfield. Xen and the art of virtualization. In Proc. of 19th SOSP, 2003. (Pubitemid 40929695)
4. D. Bernick, B. Bruckert, P. D. Vigna, D. Garcia, R. Jardine, J. Klecka, and J. Smullen. Nonstop advanced architecture. In Proc. of 2005 DSN, 2005.
5. S. Borkar. Microarchitecture and design challenges for gigascale integration: Keynote. In Proc. of 37th MICRO, 2004. (Pubitemid 40927681)
6. S. Borkar, T. Karnik, J. Tschanz, A. Keshavarzi, and V. De. Parameter variations and impact on circuits and microarchitecture. In Proc. of 40th DAC, 2003.
7. F. A. Bower, D. J. Sorin, and S. Ozev. A mechanism for online diagnosis of hard faults in microprocessors. In Proc. of 38th MICRO, 2005. (Pubitemid 44500137)
8. K. Bowman, S. Duvall, and J. Meindl. Impact of die-todie and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. J. of Solid-State Circuits, 37(2):183-190, Feb 2002. (Pubitemid 34278433)
9. X. Chen, T. Garfinkel, E. C. Lewis, P. Subrahmanyam, C. A. Waldspurger, D. Boneh, J. Dwoskin, and D. R. Ports. Overshadow: a virtualization-based approach to retrofitting protection in commodity operating systems. In Proc. of 13th ASPLOS, 2008. (Pubitemid 351585389)
10. C. Constantinescu. Trends and challenges in VLSI circuit reliability. IEEE Micro, 23(4):14-19, 2003.
11. P. Conway and B. Hughes. The AMD Opteron Northbridge architecture. IEEE Micro, 27(2):10-21, 2007. (Pubitemid 47322497)
12. M. Gomaa, C. Scarbrough, T. N. Vijaykumar, and I. Pomeranz. Transient-fault recovery for chip multiprocessors. In Proc. of 30th ISCA, 2003.
13. R. Kalla, B. Sinharoy, and J. M. Tendler. IBM Power5 chip: a dual-core multithreaded processor. IEEE Micro, 24(2):40-47, 2004.
14. C. LaFrieda, E. Ípek, J. F. Mart́inez, and R. Manohar. Utilizing dynamically coupled cores to form a resilient chip multiprocessor. In Proc. of 2007 DSN, 2007. (Pubitemid 350080437)
15. M.-L. Li, P. Ramachandran, S. K. Sahoo, S. V. Adve, V. S. Adve, and Y. Zhou. Understanding the propagation of hard errors to software and implications for resilient system design. In Proc. of 13th ASPLOS, 2008. (Pubitemid 351606091)
16. P.Magnusson et al. Simics: A full system simulation platform. IEEE Comp., 35(2):50-58, Feb 2002. (Pubitemid 34149437)
17. M. R. Marty and M. D. Hill. Virtual hierarchies to support server consolidation. In Proc. of 34th ISCA, 2007. (Pubitemid 47582090)
18. D. McEvoy. The architecture of tandem's nonstop system. In Proc. of ACM 1981 Conf., 1981.
19. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt. Detailed design and evaluation of redundant multithreading alternatives. In Proc. of 29th ISCA, 2002. (Pubitemid 34691854)
20. Open Source Development Labs. Database test suite. Viewed 7/28/2008.
21. PostgreSQL Global Development Group. PostgreSQL. Viewed 7/28/2008.
22. Semiconductor Industry Association. International technology roadmap for semiconductors: Executive summary, 2005.
23. J. W. Sheaffer, D. P. Luebke, and K. Skadron. The visual vulnerability spectrum: characterizing architectural vulnerability for graphics hardware. In Proc. of 21st Eurographics symposium on Graphics hardware, 2006. (Pubitemid 350239880)
24. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. Modeling the effect of technology trends on the soft error rate of combinational logic. In Proc. of 2002 DSN, 2002.
25. S. Shyam, K. Constantinides, S. Phadke, V. Bertacco, and T. Austin. Ultra low-cost defect protection for microprocessor pipelines. In Proc. of 12th ASPLOS, 2006. (Pubitemid 47168390)
26. T. J. Slegel et al. IBM's S/390 G5 microprocessor design. IEEE Micro, 19(2):12-23, 1999.
27. J. C. Smolens. Fingerprinting: Hash-Based Error Detection in Microprocessors. PhD thesis, Carnegie Mellon University, 2008.
28. J. C. Smolens. Personal communication, Dec 2008.
29. J. C. Smolens, B. T. Gold, B. Falsafi, and J. C. Hoe. Reunion: Complexity-effective multicore redundancy. In Proc. of 39th MICRO, 2006. (Pubitemid 351336999)
30. J. C. Smolens, B. T. Gold, J. C. Hoe, B. Falsafi, and K. Mai. Detecting emerging wearout faults. In Proc. of Workshop on SELSE, 2007.
31. R. Uhlig, G. Neiger, D. Rodgers, A. L. Santoni, F. C. M. Martins, A. V. Anderson, S.M. Bennett, A. Kagi, F. H. Leung, and L. Smith. Intel virtualization technology. IEEE Comp., 38(5), 2005. (Pubitemid 40784342)
32. K. R. Walcott, G. Humphreys, and S. Gurumurthi. Dynamic prediction of architectural vulnerability from microarchitectural state. In Proc. of 34th ISCA, 2007. (Pubitemid 47582129)
33. C. Weaver and T. M. Austin. A fault tolerant approach to microprocessor design. In Proc. of 2001 DSN, 2001.
34. P. M. Wells, K. Chakraborty, and G. S. Sohi. Hardware support for spin management in overcommitted virtual machines. In Proc. of 15th PACT, 2006. (Pubitemid 46601090)
35. P. M. Wells, K. Chakraborty, and G. S. Sohi. Adapting to intermittent faults in multicore systems. In Proc. of 13th ASPLOS, 2008. (Pubitemid 351585412)
36. P.M.Wells and G. S. Sohi. Serializing instructions in systemintensive workloads: Amdahl's law strikes again. In Proc. of 14th HPCA, 2008.
37. T. F. Wenisch, S. Somogyi, N. Hardavellas, J. Kim, A. Ailamaki, and B. Falsafi. Temporal streaming of shared memory. In Proc. of 32nd ISCA, 2005. (Pubitemid 41543443)
38. H. Zhou. A case for fault tolerance and performance enhancement using chip multi-processors. Comp. Arch. Letters, 5(1):6, 2006. (Pubitemid 46438059)