Serializing instructions in system-intensive workloads: Amdahl's law strikes again

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2008, Pages 264-275

  Wells, Philip M ^a   Sohi, Gurindar S ^a  

^a University of Wisconsin

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL REGISTERS; OPERATING SYSTEMS; OVERALL PERFORMANCES; PARALLEL EXECUTIONS; POWERPC; REGISTER WINDOWS; SEQUENTIAL SEMANTICS; SIGNIFICANT IMPACTS; SINGLE THREADS;

COMPUTER OPERATING SYSTEMS; COMPUTERS; INFORMATION THEORY; PIPELINES;

COMPUTER ARCHITECTURE;

EID: 57849131900     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2008.4658645     Document Type: Conference Paper

References (34)

1. A. Agarwal, J. Hennessy, and M. Horowitz. Cache performance of operating system and multiprogramming workloads. ACM Trans. Comput. Syst., 6(4):393-431, 1988.
2. A. R. Alameldeen and D. A. Wood. Variability in architectural simulations of multi-threaded workloads. In Proc. of 9th HPCA, 2003.
3. T. E. Anderson, H. M. Levy, B. N. Bershad, and E. D. Lazowska. The interaction of architecture and operating system design. In Proc. of 4th ASPLOS, 1991.
4. P. Barford and M. Crovella. Generating representative web workloads for network and server performance evaluation. In 1998 Conf. on Meas. & Model. of Comp. Sys., 1998.
5. J. A. Butts and G. Sohi. Dynamic dead-instruction detection and elimination. In Proc. of 10th ASPLOS, 2002.
6. K. Chakraborty, P. M. Wells, and G. S. Sohi. Computation spreading: Employing hardware migration to specialize CMP cores on-the-fly. In Proc. of 12th ASPLOS, 2006.
7. J. B. Chen and B. N. Bershad. The impact of operating system structure on memory system performance. In Proc. of 14th SOSP, 1993.
8. Y. Chou, B. Fahs, and S. Abraham. Microarchitecture optimizations for exploiting memory-level parallelism. In Proc. of 31st ISCA, 2004.
9. D. W. Clark and J. S. Emer. Performance of the VAX-11/780 translation buffer: simulation and measurement. ACM Trans. Comput. Syst., 3(1):31-62, 1985.
10. Compaq Computer Corp. Alpha 21264/EV6 Microprocessor Hardware Reference Manual, 2000.
11. J. Dundas and T. Mudge. Improving data cache performance by pre-executing instructions under a cache miss. In Proc. of 11th ICS, 1997.
12. M. D. Hill and M. R. Marty. Amdahl's law in the multicore era. To appear in IEEE Computer, 2008.
13. Intel Corporation. Intel 64 and IA-32 Architectures Software Developer's Manual, May 2007.
14. E. Ípek, M. Kirman, N. Kirman, and J. F. Martínez. Core fusion: accommodating software diversity in chip multiprocessors. In Proc. of 34th ISCA, 2007.
15. A. Jaleel and B. Jacob. In-line interrupt handling and lock-up free translation lookaside buffers (TLBs). Trans. on Comp., 55(5):559-574, 2006.
16. P. A. Karger, M. E. Zurko, D. W. Bonin, A. H. Mason, and C. E. Kahn. A retrospective on the VAX VMM security kernel. IEEE Trans. Softw. Eng., 17(11):1147-1165, 1991.
17. S. W. Keckler, A. Chang, W. S. Lee, S. Chatterjee, and W. J. Dally. Concurrent event handling through multithreading. Trans. on Comp., 48(9):903-916, 1999.
18. K. M. Lepak and M. H. Lipasti. On the value locality of store instructions. In Proc. of 27th ISCA, 2000.
19. M. H. Lipasti and J. P. Shen. Exceeding the dataflow limit via value prediction. In Proc. of 29th MICRO, 1996.
20. P. Magnusson et al. Simics: A full system simulation platform. IEEE Comp., 35(2):50-58, Feb 2002.
21. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt. Runahead execution: An alternative to very large instruction windows for out-of-order processors. In Proc. of 9th HPCA, 2003.
22. 2, 2005.
23. Open Source Development Labs. Database test suite. http://osdldbt. sourceforge.net/.
24. PostgreSQL. http://www.postgresql.org/.
25. J. A. Redstone, S. J. Eggers, and H. M. Levy. An analysis of operating system behavior on a simultaneous multithreaded architecture. In Proc. of 9th ASPLOS, 2000.
26. P. Salverda and C. Zilles. A criticality analysis of clustering in superscalar processors. In Proc. of 38th MICRO, 2005.
27. K. Sankaralingam et al. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In Proc. of 30th ISCA, 2003.
28. J. C. Smolens, B. T. Gold, B. Falsafi, and J. C. Hoe. Reunion: Complexity-effective multicore redundancy. In Proc. of 39th MICRO, 2006.
29. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proc. of 22nd ISCA, 1995.
30. S. T. Srinivasan, R. Rajwar, H. Akkary, A. Gandhi, and M. Upton. Continual flow pipelines. In Proc. of 11th ASPLOS, 2004.
31. Sun Microsystems, Inc. UltraSPARC III Cu User's Manual, 2003.
32. J. E. Thorton. Parallel operation in the control data 6600. In Proc. of Fall Joint Comp. Conf., 1964.
33. H. Zhou. Dual-core execution: Building a highly scalable single-thread instruction window. In Proc. of 14th PACT, 2005.
34. C. B. Zilles, J. S. Emer, and G. S. Sohi. The use of multithreading for exception handling. In Proc. of 32th MICRO, 1999.