Shapeshifter: Dynamically changing pipeline width and speed to address process variations

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 411-422

  Chun, Eric ^a   Chishti, Zeshan ^a   Vijaykumar, T N ^b  

^a INTEL CORPORATION   (United States)

^b PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK CYCLES; CLOCK SPEED; DIE-TO-DIE VARIATIONS; FUNCTIONAL UNITS; INSTRUCTION SCHEDULING; NUMBER OF CLOCK CYCLES; POWER MANAGEMENTS; PROCESS VARIATION; PROGRAM PHASIS; REGISTER FILES; SPEED-UP; WITHIN-DIE VARIATIONS;

DIES; ENERGY MANAGEMENT; LEAKAGE CURRENTS; PIPELINES; SPEED;

CLOCKS;

EID: 66749168714     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771809     Document Type: Conference Paper

References (33)

1. A. Agarwal, D. Blaauw, and V. Zolotov. Statistical timing analysis for intra-die process variations with spatial correlations. In Proceedings of the 2003 International Conference on Computer-aided Design, pp. 900-907, 2003.
2. A. Agarwal, B. Paul, H. Mahmoodi, A. Datta, and K. Roy. A process-tolerant cache architecture for improved yield in nanoscale technologies. IEEE Transactions on Very Large Scale Integration Systems, 13(1):27-38, 2005.
3. S.I. Association. International technology roadmap for semiconductors, 2006.
4. R. Bahar and S. Manne. Power and energy reduction via pipeline balancing. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pp. 218-229, 2001.
5. R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In Proceedings of the 33rd International Symposium on Microarchitecture, pp. 245-257.
6. R. Balasubramonian, S. Dwarkadas, and D. Albonesi. Dynamically managing the communication-parallelism trade-off in future clustered processors. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 275-287, 2003.
7. E. Borch, E. Tune, S. Manne, and J. Emer. Loose loops sink chips. In Eighth International Symposium on High Performance Computer Architecture, pp. 299-310, 2002.
8. S. Borkar. Microarchitecture and design challenges for gigascale integration. In Keynote speech: 37th Annual International Symposium on Microarchitecture, 2004.
9. K. Bowmann, S. Duvall, and J. Meindl. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE Journal of Solid State Circuits, 37(2): 183-190, 2002.
10. D. Burger and T. Austin. The SimpleScalar Tool set, version 2.0. Technical report, University of Wisconsin-Madison, 1997.
11. Z. Chishti and T. N. Vijaykumar. Wire delay is not a problem for SMT (in the near future). In Proceedings of the 31st Annual International Symposium on Computer Architecture, pp. 40-51, 2004.
12. U. B. Device Research Group. BPTM homepage. http://www-de-vice. eecs.berkeley.edu/ptm/mosfet.html.
13. A. Dhodapkar and J. Smith. Managing multi-configuration hardware via dynamic working set analysis. In Proceedings of the 29th International Symposium on Computer Architecture, pp. 233-244, 2002.
14. M. Fleischmann. Longrun power management. Technical report, Transmeta Corporation, 2001.
15. M. Huang, J. Renau, and J. Torrellas. Positional adaptation of processors: application to energy reduction. In Proceedings of the 30th International Symposium on Computer Architecture, pp. 157-168, 2003.
16. T. Kan, G. Leung, and H. Luong. A2-V 1.8-Ghz fully integrated CMOS dual-loop frequency synthesizer. IEEE Journal on Solid State Circuits, 37(8):1012-1020, 2002.
17. R. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19(2):24-36, 1999.
18. R. Kumar, K. Farkas, N. Jouppi, P. Ranganathan, and D. Tullsen. Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction. In Proceedings of the 36th Annual International Symposium on Microarchitecture, pp. 81-92, 2003.
19. X. Liang and D. Brooks. Microarchitecture parameter selection to optimize system performance under process variation. In Proceedings of the 2006 International Conference on Computer-aided Design, pp. 429-436, 2006.
20. X. Liang and D. Brooks. Mitigating the impact of process variations on processor register files and execution units. In Proceedings of the 39th International Symposium on Microarchitecture, pp. 504-514, 2006.
21. D. Marculescu and E. Talpes. Variability and energy awareness: a mi-croarchitecture-level perspective. In Proceedings of the 42nd Annual Conference on Design automation: DAC'05, pp. 11-16, 2005.
22. S. Narendra, A. Keshavarzi, B. Bloechel, S. Borkar, and V. De. Forward body bias for microprocessors in 130-nm technology generation and beyond. IEEE Journal of Solid State Circuits, 38(5):696-701, 2003.
23. M. Orshansky, L. Milor, P. Chen, K. Keutzer, and C. Hu. Impact of systematic spatial intra-chip gate length variability on performance of highspeed digital circuits. In Proceedings of the 2000 International Conference on Computer-aided Design, pp. 62-67, 2000.
24. S. Palacharla, N. Jouppi, and J. Smith. Complexity-effective superscalar processors. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 206-218, 1997.
25. E. Perelman, G. Hamerly, and B. Calder. Picking statistically valid and early simulation points. In Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, pp. 244-255, 2003.
26. R. Sasanka, C. Hughes, and S. Adve. Joint local and global hardware adaptations for energy. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 144-155, 2002.
27. G. Semeraro, et al. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. In Proceedings of the 8th International Symposium on High-Performance Computer Architecture, pp. 29-40, 2002.
28. T. Sherwood, S. Sair, and B. Calder. Phase tracking and prediction. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 336-349, 2003.
29. K. Skadron, et al. Temperature-aware microarchitecture. In Proceedings of the 30th International Symposium on Computer Architecture, pp. 2-13, 2003.
30. E. Sprangle and D. Carmean. Increasing processor performance by implementing deeper pipelines. In Proceedings of the 29th Annual International Symposium on Computer Architecture, pp. 25-36, June 2002.
31. R. Teodorescu, J. Nakano, A. Tiwari, and J. Torrellas. Mitigating parameter variation with dynamic fine-grain body biasing. In Proceedings of the 40th Annual International Symposium on Microarchitecture, pp. 27-42, 2007.
32. A. Tiwari, S. Sarangi, and J. Torrellas. Recycle: Pipeline adaptation to tolerate process variation. In Proceedings of the 34th Annual International Symposium on Computer Architecture, pp. 323-334, 2007.
33. J. W. Tschanz, et al. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE Journal of Solid State Circuits, 37(11): 1396-1402, 2002.