Performance analysis challenges and framework for high-performance reconfigurable computing

Parallel Computing

Volumn 34, Issue 4-5, 2008, Pages 217-230

  Koehler, Seth ^a   Curreri, John ^a   George, Alan D ^a  

^a UNIVERSITY OF FLORIDA   (United States)

Author keywords

FPGA; Instrumentation; Measurement; Performance analysis; Reconfigurable computing; Visualization

Indexed keywords

AUTOMATION; COMPUTATIONAL COMPLEXITY; COMPUTER AIDED SOFTWARE ENGINEERING; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MICROPROCESSOR CHIPS;

AUTOMATED INSTRUMENTATION; DUAL-PARADIGM SYSTEMS; PERFORMANCE ANALYSIS; RECONFIGURABLE COMPUTING;

PARALLEL PROCESSING SYSTEMS;

EID: 43049172128     PISSN: 01678191     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.parco.2008.01.008     Document Type: Article

References (22)

1. Smith M.C., Vetter J.S., and Liang X. Accelerating scientific applications with the SRC-6 reconfigurable computer: methodologies and analysis. Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS) - Workshop 3 (2005), IEEE Computer Society, Washington, DC, USA 157.2
2. Tripp J.L., Hanson A.A., Gokhale M., and Mortveit H. Partitioning hardware and software for reconfigurable supercomputing applications: a case study. Proceedings of the 2005 ACM/IEEE Conference on Supercomputing (SC) (2005), IEEE Computer Society, Washington, DC, USA 27
3. Cray, Cray XD1 datasheet, 2005, .
4. XDI, XD1000™ FPGA coprocessor module for Socket 940, .
5. DRC, RPU110: DRC reconfigurable processor unit, 2007, .
6. Shende S.S., and Malony A.D. The TAU parallel performance system. International Journal of High Performance Computing Applications (HPCA) 20 2 (2006) 287-311
7. Chung I.H., Walkup R.E., Wen H.-F., and Yu H. MPI performance analysis tools on Blue Gene/L. Proceedings of the 2006 ACM/IEEE Conference on Supercomputing (SC) (2006), ACM Press, New York, NY, USA 123
8. Camera K., So H.K.-H., and Brodersen R.W. An integrated debugging environment for reprogrammable hardware systems. Proceedings of the 6th International Symposium on Automated Analysis-Driven Debugging (AADEBUG) (2005), ACM Press, New York, NY, USA 111-116
9. Altera, Design debugging using the SignalTap II embedded logic analyzer, May 2007, .
10. Xilinx, Xilinx ChipScope Pro software and cores user guide, v. 9.2i, May 2007, .
11. R. DeVille, I. Troxel, A. George, Performance monitoring for run-time management of reconfigurable devices, June 2005, pp. 175-181.
12. Schulz M., White B.S., McKee S.A., Lee H.-H.S., and Jeitner J. Owl: next generation system monitoring. Proceedings of the 2nd Conference on Computing Frontiers (CF) (2005), ACM Press, New York, NY, USA 116-124
13. Graham P., Nelson B., and Hutchings B. Instrumenting bitstreams for debugging FPGA circuits. Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM) (2001), IEEE Computer Society, Washington, DC, USA 41-50
14. Steve A. Guccione, Delon Levi, Prasanna Sundararajan, Jbits: a Java-based interface for reconfigurable computing, in: Proceedings of the 2nd Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD), September 1999, p. 27.
15. F. Cristian, A probabilistic approach to distributed clock synchronization, June 1989, pp. 288-296.
16. Xilinx, Virtex-4 family overview, January 2007, .
17. Wu C.E., Bolmarcich A., Snir M., Wootton D., Parpia F., Chan A., Lusk E., and Gropp W. From trace generation to visualization: a performance framework for distributed parallel systems. Proceedings of the 2000 ACM/IEEE Conference on Supercomputing (CDROM) (SC) (2000), IEEE Computer Society, Washington, DC, USA 50
18. Andreas Knüpfer, Bernhard Voigt, Wolfgang E. Nagel, Hartmut Mix, Visualization of repetitive patterns in event traces, in: Proceedings of the Workshop on State-of-the-Art in Scientific and Parallel Computing (PARA), June 2006.
19. Adam Leko, Max Billingsley, III, Parallel Performance Wizard user manual, 2007, .
20. Adam Leko, Dan Bonachea, Hung-Hsun Su, Hans Sherburne, Bryan Golden, Alan D. George, GASP! A standardized performance analysis tool interface for global address space programming models, in: Proceedings of the Workshop on State-of-the-Art in Scientific and Parallel Computing (PARA), June 2006.
21. Nallatech, H100 series FPGA application accelerators, April 2007, .
22. Erbas C., Sarkeshik S., and Tanik M.M. Different perspectives of the N-Queens problem. Proceedings of the 1992 ACM Annual Conference on Communications (CSC) (1992), ACM Press 99-108