Design methods for pipeline & delta-sigma A-to-D converters with convex optimization

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2009, Pages 690-695

  Matsukawa, Kazuo ^a   Morie, Takashi ^a   Tokunaga, Yusuke ^a   Sakiyama, Shiro ^a   Mitani, Yosuke ^a   Takayama, Masao ^a   Miki, Takuji ^a   Matsumoto, Akinori ^a   Obata, Koji ^a   Dosho, Shiro ^a  

^a PANASONIC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG DESIGNS; ANALOG-TO-DIGITAL CONVERTERS; CIRCUIT PERFORMANCE; DELTA SIGMAS; DELTA-SIGMA MODULATORS; DESIGN METHODS; DESIGN VARIABLES; LAYOUT CONSTRAINTS; LOW-POWER; OPTIMAL SOLUTIONS; OPTIMIZATION ENVIRONMENTS; OPTIMIZATION PROCEDURES; OPTIMIZER; PIPELINED ADCS; POWER EFFICIENCIES; SMALL AREAS; SYSTEM LSIS;

ANALOG CIRCUITS; CIRCUIT THEORY; COMPUTER AIDED DESIGN; COST REDUCTION; DELTA SIGMA MODULATION; DIGITAL INTEGRATED CIRCUITS; MODULATORS; OPTIMIZATION; PIPELINES;

CONVEX OPTIMIZATION;

EID: 64549130804     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2009.4796560     Document Type: Conference Paper

References (27)

1. Maria del Mar Hershenson, "Design of Pipeline Analog-to-Digital Converters via Geometric Programming," American Control Conference, 2004. Proceedings of the 2004, vol. 4, pp. 3266-3271, Jun. 2004.
2. T. N. Andersen, B. Hernes, A. Briskemyr, F. Telst0, J. Bj0rnsen, T. E. Bonnerud, and Ø. Moldsvor, "A Cost-Efficient High-Speed 12-bit Pipeline ADC in Ø.18-μm Digital CMOS," IEEE J.Solid-State Circuits, vol. 40, no. 7, pp.1506-1513, Jul. 2005.
3. M. Daito, H. Matsui, M. Ueda, and K. Iizuka, "A 14-bit 20-MS/s Pipelined ADC With Digital Distortion Calibration," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp.2417-2423, Nov. 2006.
4. J. P. Keane, P. J. Hurst, and S. H. Lewis, "Digital Background
5. Calibration for Memory Effects in Pipelined Analog-to-Digital Converters," IEEE J. Solid-State Circuits, vol. 53, no. 3, pp.511-525, Mar. 2006.
6. M. Miyahara, and A. Matsuzawa, "The Effects of Switch Resistances on Pipelined ADC Performances and the Optimization for the Settling Time, " IEICE Trans. Electron, vol. E90-C, no. 6, pp. 1165-1171, Jun. 2007.
7. S. Kulhalli, V. Penkota, and R. Asv, "A 30mW 12b 21MSample/s pipelined CMOS ADC," IEEE ISSCC, Dig. Tech. Papers, pp. 312-469, Feb. 2002.
8. T. Ito, D. Kurose, T. Ueno, T. Yamaji, and T. Itakura, "55-mW 1.2-V 12-bit 100-MSPS Pipeline ADCs for Wireless Receivers," Proceedings of ESSCIRC 2006, pp. 540-543, Sep. 2006.
9. H. Matsui, M. Ueda, M. Daito, and K. Iizuka, "A 14bit Digitally Self-Calibrated Pipelined ADC with Adaptive Bias Optimization for Arbitrary Speeds up to 40MS/s," in Symp. VLSI Circuits Dig. Tech. Papers, 2005, pp. 330-333, Jun 2005.
10. P. Bogner, F. Kuttner, C. Kropf, T. Hartig, M. Burian, and H. Eul, "A 14b 100MS/s Digitally Self-Calibrated Pipelined ADC in 0.13μm CMOS," IEEEI SSCC, Dig. Tech. Papers, pp. 832- 841, Feb. 2006.
11. C. R. Grace, P. J. Hurst, and S. H. Lewis, "A 12-bit 80-MSample/s Pipelined ADC With Bootstrapped Digital Calibration," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1038-1046, May 2005.
12. D. Kelly, W. Yang, I. Mehr, M. Sayuk, and L. Singer, "A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist," IEEE ISSCC, Dig. Tech. Papers, 134-135, Feb. 2001.
13. Y. Chiu, P. R. Gray, and B. Nikolic, "A 14-b 12-MS/s CMOS Pipeline ADC With Over 100-dB SFDR,"IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2139- 2151, Dec. 2004.
14. H.-C. Liu, Z.-M. Lee, and J.-T. Wu, "A 15-b 40-MS/s CMOS Pipelined Analog-to-Digital Converter with Digital Background Calibration," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1047-1056, May 2005.
15. K. Nair, and R. Harjani, "A 96dB SFDR 50MS/s Digitally Enhanced CMOS Pipeline A/D Converter, " IEEE ISSCC, Dig. Tech. Papers, 456- 539, Feb. 2004.
16. X. Wang, P. J. Hurst, and S. H. Lewis, "A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1799-1808, Nov. 2004.
17. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A. Melodia, and V. Melini, "A 14b 20mW 640MHz CMOS CT Δσ ADC with 20MHz Signal Bandwidth and 12b ENOB," IEEE ISSCC, Dig. Tech. Papers, pp. 131-140, Feb. 2006.
18. R. Schoofs, M. Steyaert and W. Sansen, "A 7.51mW, 11-bit Continuous-Time Sigma-Delta A/D Converter for WLAN Applications," Proceedings of ISCAS 2006, pp. 4419-4422, May 2006.
19. P. Malla, H. Lakdawala, K. Kornegay and K. Soumyanath, "A 28mW Spectrum-Sensing Reconfigurable 20MHz 72dB-SNR 70dB-SNDR DT Δσ ADC for 802.11n/WiMAX Receivers," IEEE ISSCC, Dig. Tech. Papers, pp. 496-631, Feb. 2008.
20. N. Yaghini, and D. Johns, "A 43mW CT Complex Δσ ADC with 23MHz of Signal Bandwidth and 68.8dB SNDR," IEEE ISSCC, Dig. Tech. Papers, pp. 502-613, Feb. 2005.
21. M. Moyal, M. Groepl, H. Werker, G. Mitteregger, and J. Schambacher, "A 700/900mW/Channel CMOS Dual Analog Front-End IC for VDSL with Integrated 11.5/14.5dBm Line Drivers," IEEE ISSCC, Dig. Tech. Papers, pp. 416-504, Feb. 2003.
22. W. Yang, W. Schofield, H. Shibata, S. Korrapati, A. Shaikh, N. Abaskharoun and D. Ribner, "A 100mW 10MHz-BW CT AS Modulator with 87dB DR and 9ldBc IMD, " IEEE ISSCC, Dig. Tech. Papers, pp. 438-631, Feb. 2008.
23. L. J. Breems, R. Rutten, R. van Veldhoven, G. van der Weidel and H. Termeer, "A 56mW CT Quadrature Cascaded Δσ Modulator
24. with 77dB DR in a Near Zero-IF 20MHz Band," IEEE ISSCC, Dig. Tech. Papers, pp. 238-599, Feb. 2007.
25. T. Christen, T. Burger, and Q. Huang, "A 0.13μm CMOS EDGE/UMTS/WLAN Tri-Mode Δσ ADC with -92dB THD," IEEE ISSCC, Dig. Tech. Papers, pp. 240-599, Feb. 2007.
26. S. Ouzounov, R. van Veidhoven, C. Bastiaansen, K. Vongehr, R. van Wegberg, G. Geelen, L. Breems, and A. van Roermund, "A 1.2V 121-Mode Δσ AS Modulator for Wireless Receivers in 90nm CMOS," IEEE ISSCC, Dig. Tech. Papers, pp. 242-600, Feb. 2007.
27. Y.-S. Shu, B.-S. Song, K. Bacranial, "A 65nm CMOS CT Modulator with 81dB DR and 8MHz BW Auto-Tuned by Pulse Injection," IEEE ISSCC, Dig. Tech. Papers, pp. 500-631, Feb. 2008.