A 2.4-GHz ISM band Delta-Sigma fractional-N frequency synthesizer with automatic calibration technique

WSEAS Transactions on Circuits and Systems

Volumn 7, Issue 10, 2008, Pages 859-868

  Cheng, Shiwei ^a   Zhang, Ke ^a   Cao, Shengguo ^a   Zhou, Xiaofang ^a   Zhou, Dian ^a  

^a FUDAN UNIVERSITY   (China)

Author keywords

Automatic calibration technique; Delta Sigma modulation; Fractional N frequency synthesizer; Quantization noise folding

Indexed keywords

CALIBRATION; CELLULAR TELEPHONE SYSTEMS; COMMUNICATION SYSTEMS; FREQUENCY SYNTHESIZERS; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; IMAGE CODING; MOBILE COMPUTING; MODULATION; MODULATORS; PHASE LOCKED LOOPS; PHASE NOISE; SIGNAL GENERATORS;

AUTOMATIC CALIBRATION TECHNIQUE; CLOSE-IN; DELTA-SIGMA MODULATORS; DIE SIZES; FRACTIONAL -N FREQUENCY SYNTHESIZER; HIGH LINEARITIES; ISM BANDS; OPTIMAL FREQUENCIES; PHASE-FREQUENCY DETECTORS; PROCESS , VOLTAGE AND TEMPERATURES; QUANTIZATION NOISE FOLDING; SUB BANDS; THIRD ORDERS; VOLTAGE-CONTROLLED OSCILLATORS; WIRELESS COMMUNICATION SYSTEMS;

DELTA SIGMA MODULATION;

EID: 59249106102     PISSN: 11092734     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (29)

1. Lincoln Leung Lai Kan, Dennis M. C. Lau, Shuzuo Lou, Alan W. L. Ng, Rachel Dan Wang, A 1-V 86-mW-RX 53-mW-TX Single-Chip CMOS Transceiver for WLAN IEEE 802.11a, IEEE Journal of SOLID-STATE CIRCUITS, Vol.42, No.9, Sep 2007, pp.1986-1998.
2. William W.Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, David Su, Bruce Wooley, A 1.9-GHz Single-Chip CMOS PHS Cellphone, IEEE Journal of SOLID-STATE CIRCUITS, Vol.41, No.12, Dec 2006, pp.2737-2745.
3. Brian Miller, Robert J. Conley, A Multiple Modulator Fractional Divider, IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, Vol. 40, No.3, Jun 1993, pp.578-583.
4. Asad A. Abidi, The Path to the Software-Define Radio Receiver, IEEE Journal of SOLID-STATE CIRCUITS, Vol.42, No.5, May 2007, pp.954-966.
5. Emad Hegazi, Asad A.Abidi, A 17-mW Transmitter and Frequency Synthesizer for 900-MHz GSM Fully Integrated in 0.35-um CMOS, IEEE Journal of SOLID-STATE CIRCUITS, Vol.38, No.5, May 2003, pp.782-792.
6. J. A. Crawford, Frequency Synthesizer Handbook, MA: Artech, 1994
7. B. Razavi, Phase-locking in high-performance Systems: From Devices to Architecture, New York: Wiley-Interscience.
8. T.Riley, M. Copeland, T.Kwasniewski, Delta-sigma modulation in fractional-N frequency synthesizer, IEEE Journal of SOLID-STATE CIRCUITS, Vol.28, No.5, May 1993, pp.553-559.
9. H. Hagberg, Multi-divide frequency division, U.S. Patent 5948046, Sep, 1999.
10. B.De Muer, M.J.Steyaert, A CMOS monolithic delta-sigma-controlled fractional-N frequency synthesizer for DCS-1800, IEEE Journal of SOLID-STATE CIRCUITS, Vol.37, No.7, Jul 2002, pp.835-844.
11. W.Rhee, A.Ali, B.Song, A 1.1GHz CMOS fractional-N frequency synthesizers for high spectral purity, IEEE ISSCC Dig. Tech. Papers, 2000, pp.198-199.
12. S.Norsworthy, R. Schreier, G.Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation. New York; IEEE Press, 1997.
13. M.Perrot, T.TewKsbury, C. Sodini, A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation, IEEE Journal of SOLID-STATE CIRCUITS, Vol.32, No.12, Dec 1997, pp.2048-2060.
14. Dua Idris Yannick Le Moullec, Patrick Eggers, Design and Impelmentation of Self-Calibration for Digital Predistortion of Power Amplifiers, WSEAS TRANSACTIONS on CIRCUITS AND SYSTEMS, Issue 2, Vol.7, Feb 2008.
15. Sudhakar Pamarti, Lars Jansson, Ian Galton, A Wideband 2.4-GHz Delta-Sigma Fractional-N PLL With 1-Mb/s In-Loop Modulation, IEEE Journal of SOLID-STATE CIRCUITS, Vol.39, No.1, Jan 2004, pp.49-62.
16. Enrico Temproriti, Gudio Albasini, Ivan Bietti, Rinaldo Castello, Matteo Colombo, A 700-KHz Bandwidth Sigma-Delta Fractional Synthesizer With Spurs Compensation and Linearization Techniques for WCDMA Applications, IEEE Journal of SOLID-STATE CIRCUITS, Vol.39, No.9, Sep 2004, pp.1446-1454.
17. Sudhakar Pamarti, Ian Galton, Phase-Noise Cancellation Design Tradeoffs in Delta-Sigma Fractional-N PLLs, IEEE TRANSACTION ON CIRCUIT AND SYSTEMS-II: ANALOG AND DIGTIAL SIGNAL PROCESSING, Vol.50, No.11, Nov 2003, pp.829-838.
18. Manoj Gupta, Bang-Sup Song, A 1.8-GHz Spur-Cancelled Fractional-N Frequency Synthesizer With LMS-Based DAC Gain Calibration, IEEE Journal of SOLID-STATE CIRCUITS, Vol.41, No.12, Dec 2006, pp.2842-2851.
19. Ashok Swaminathan, Kevin J. Wang, Ian Galton, A Wide-Bandwidth 2.4 GHz ISM Band Fractional-N PLL With Adaptive Phase Noise Cancellation, IEEE Journal of SOLID-STATE CIRCUITS, Vol.42, No.12, Dec 2007, pp.2639-2650.
20. Scott E. Meninger, Michael H. Perrot, A 1-MHz Bandwidth 3.6-GHz 0.18-um CMOS Fractional-N Synthesizer Utilizing a Hybrid PFD/DAC Structure for Reduced Broadband Phase Noise, IEEE Journal of SOLID-STATE CIRCUITS, Vol.41, No.4, Apr 2006, pp.966-980.
21. M.H.Perrot, M.D.Trott, C.G.Sodini, A modeling approach for Σ-Δ fractional-N frequency synthesizers allowing straightforward noise analysis, IEEE Journal of SOLID-STATE CIRCUITS, Vol.37, No.8, Aug 2002, pp.1028-1038.
22. Jiun-Wei Hong, Chun-Li Hou, Chun-Ming Chang, Shih-Ting Cheng, Hsin-Yu Su, Current or/And Voltage-Mode Quadrature Oscillators With Grounded Capacitors and Resistors Using FDCCIIs, WSEAS TRANSACTIONS on CIRCUITS AND SYSTEMS, Issue 3, Vol.7, Mar 2008.
23. D.Leeson, A simple model of feedback oscillator noise spectrum, Proc. IEEE, Vol.54, No.2, Feb. 1966, pp.239-330.
24. William B. Wilson, Un-Ku Moon Kadaba R. Lakshmikumar, Ling Dai, A CMOS Self-Calibrating Frequency Synthesizer, IEEE Journal of SOLID-STATE CIRCUITS, Vol.35, No.10, Oct 2000, pp.1437-1444.
25. Adem Aktas, Mohammed Ismail, CMOS PLL Calibration Techniques, IEEE circuits & devices Magazine, Sep-Oct 2004, pp.6-11.
26. Bram De Muer, Michiel S. J. Steyaert, On The Analysis of ΔΣ, Fractional-N Frequency Synthesizers for High-Spectral Purity, IEEE TRANSACTION ON CIRCUIT AND SYSTEMS-II: ANALOG AND DIGTIAL SIGNAL PROCESSING, Vol.50, No.11, Nov 2003, pp.784-793.
27. S. R. Nors Cicero S. Vaucher, Igor Ferencic, Matthias Loccher, Sebastian Sedvallson, Urs Voegeli, Zhenhua Wang, A Family of Low-Power Truly Modulator Programmable Dividers in Standard 0.35-um CMOS Technology, IEEE Journal of SOLID-STATE CIRCUITS, Vol.35, No.7, Jul 2000, pp.1039-1045.
28. I.V. Thompson, P.V. Brennan, Fourth-order PLL loop filter design technique with invariant natural frequency and phase margin, IEE Proc.-Circuits Devices Syst., Vol.152, No.2, Apr 2005.
29. I.JIVET, B.DRAGOI, Performance Analysis of Direct Digital Synthesizer Architecture with Amplitude Sequencing, WSEAS TRANSACTIONS on CIRCUITS AND SYSTEMS, Issue 1, Vol.7, Jan2008.