Family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 7, 2000, Pages 1039-1045

  Vaucher, Cicero S ^a   Ferencic, Igor ^b   Locher, Matthias ^b   Sedvallson, Sebastian ^b   Voegeli, Urs ^b   Wang, Zhenhua ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b Philips Semiconductor Zurich   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY UTILIZATION; FREQUENCY DIVIDING CIRCUITS; INTEGRATED CIRCUIT LAYOUT; LOGIC CIRCUITS; PHASE LOCKED LOOPS; SENSITIVITY ANALYSIS; VOLTAGE CONTROL;

CURRENT-MODE LOGICS; PROGRAMMABLE FREQUENCY COUNTERS; PROGRAMMABLE FREQUENCY DIVIDERS;

CMOS INTEGRATED CIRCUITS;

EID: 0034227707     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.848214     Document Type: Article

References (16)

1. S. Wu and B. Razavi, "A 900 MHz/1.8 GHz CMOS receiver for dual-band applications," IEEE J. Solid-State Circuits, vol. 33, pp. 2178-2185, Dec. 1998.
2. J. Craninckx and M. Steyaert. "A fully integrated CMOS DCS-1800 frequency synthesizer," IEEE J. Solid-State Circuits, vol. 33, pp. 2054-2065, Dec. 1998.
3. Q. Huang et al., "GSM transceiver front-end circuits in 0.25-μm CMOS," IEEE. J. Solid-State Circuits, vol. 34, pp. 292-303, Mar. 1999.
4. Y. Kado et al., " An ultralow power CMOS/SIMOX programmable counter LSI," IEEE J. Solid-State Circuits, vol. 32. pp. 1582-1587, Oct. 1997.
5. U. L. Rohde, RF and Microwave Digital Frequency Synthesizers. New York, NY: Wiley, 1997.
6. T. Seneff et al., "A sub-1 mA 1.6 GHz silicon bipolar dual modulus prescaler," IEEE J. Solid-State Circuits, vol. 29. pp. 1206-1211, Oct. 1994.
7. J. Craninckx and M. Steyaert, "A 1.75 GHz/3 V dual-modulus divide-by-128/129 prescalar in 0.7 μm CMOS." IEEE J. Solid-State Circuits, vol. 31, pp. 890-897, July 1996.
8. F. Piazza and Q. Huang, "A low power CMOS dual modulus prescaler for frequency synthesizers," IEICE Trans. Electron., vol. E80-C, pp. 314-319. Feb. 1997.
9. P. Larsson, "High-speed architecture for a programmable frequency divider and a dual-modulus prescaler," IEEE J. Solid-State Circuits, vol. 31, pp. 744-748, May 1996.
10. J. Navarro Scares, Jr. and W. A. M. Van Noije, "A 1.6 GHz dual-modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC)," IEEE J. Solid-State Circuits, vol. 34, pp. 97-102, Jan. 1999.
11. C. S. Vaucher and D. Kasperkovitz, "A wide-band tuning system for fully integrated satellite receivers," IEEE J. Solid-State Circuits, vol. 33, pp. 987-998, July 1998.
12. N. H. Sheng et al., "A high-speed multimodulus HBT prescaler for frequency synthesizer applications," IEEE J. Solid-State Circuits, vol. 26, pp. 1362-1367, Oct. 1991.
13. C. S. Vaucher, "An adaptive PLL tuning system architecture combining high spectral purity and fast settling time." IEEE J. Solid-State Circuits. vol. 35. pp. 490-502, Apr. 2000.
14. C. S. Vaucher and Z. Wang, "A low-power truly modular 1.8 GHz programmable divider in standard CMOS technology," in Proc. 25th Eur. Solid-State Circuits Conf., Sept. 1999, pp. 406-409.
15. M. Mizuno et al.,"A GHz MOS adaptive pipeline technique using MOS current-mode logic," IEEE J. Solid-State Circuits, pp. 784-791, June 1996.
16. A. R. Shahani et al., "Low-power dividerless frequency synthesis using aperture phase detection," IEEE J. Solid-State Circuits, vol. 33, pp. 2232-2239. Dec. 1998.