On the Analysis of ΔΣ Fractional-N Frequency Synthesizers for High-Spectral Purity

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 50, Issue 11, 2003, Pages 784-793

  De Muer, Bram ^a   Steyaert, Michiel S J ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

modulator; Fractional N frequency synthesis; Monolithic; Nonlinear; Phase noise

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; JITTER; LINEAR SYSTEMS; LOW PASS FILTERS; MODULATORS; PHASE LOCKED LOOPS; SPURIOUS SIGNAL NOISE; WIRELESS TELECOMMUNICATION SYSTEMS;

CIRCUIT DESIGN;

FREQUENCY SYNTHESIZERS;

EID: 0344861827     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2003.819119     Document Type: Article

References (18)

1. M. Steyaert, J. Jansenns, B. De Muer, M. Borremans, and N. Itoh, "A 2 V CMOS cellular transceiver front-end," IEEE J. Solid-State Circuits, vol. 35, pp. 1895-1907, Dec. 2000.
2. T. Cho, "A single-chip CMOS direct-conversion transceiver for 900 MHz spread spectrum digital cordless phones," in Proc. ISSCC, Dig. Tech. Papers, Feb. 1999.
3. A. Roufougaran et al., "A single-chip 900 MHz spread spectrum wireless transceiver in 1 μm CMOS - part II: receiver design," IEEE J. Solid-State Circuits, vol. 33, pp. 547-555, Apr. 1998.
4. C. A. Kingsford-Smith, "Device for synthesizing frequencies which are multiples of a fundamental frequency," Patent 3 928 813, 1975.
5. B. Miller and R.Robert Conley, "A multiple modulator fractional divider," IEEE Trans. Instrum. Meas., vol. 40, pp. 578-583, June 1991.
6. T. Riley, M. Copeland, and T. Kwasnlewski, "Delta-sigma modulation in fractional-N frequency synthesis," IEEE J. Solid-State Circuits, vol. 28, pp. 553-559, May 1993.
7. M. H. Perrott, "Techniques for high data rate modulation and low power operation of fractional-N frequency synthesizers," Ph.D. dissertation, Massachusetts Inst. Technol. (MIT), Cambridge, 1997.
8. S. R. Norsworthy, R. Schreir, and G. C. Themes, Delta-Sigma Data Converters: Theory, Design and Simulation. Piscataway, NJ: IEEE Press, 1997.
9. B. De Muer and M. Steyaert, CMOS Fractional-N Synthesizers, Design for High Spectral Purity and Monolithic Integration. Norwell, MA: Kluwer, 2002.
10. Digital Cellular Communication Syst. (Phase 2+); Radio Transmission and Reception, Eur. Telecommunications Standards Inst., 2000.
11. W. Rhee, B.-S.Bang-Sup Song, and A.Akbar Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order ΔΣ modulator," IEEE J. .Solid-State Circuits, vol. 35, pp. 1453-1460, Oct. 2000.
12. The Mathworks, Matlab User's Guide, Version 5. Englewood Cliffs, NJ: Prentice-Hall, 1997.
13. B. De Muer and M. Steyaert, "Fully integrated CMOS frequency synthesizers for wireless communications," in Analog Circuit Design, W. Sansen, J. H. Huijsing, and R. J. van de Plassche, Eds. Norwell, MA: Kluwer, 2000, pp. 287-323.
14. S. Lee, M. Yoh, J. Lee, and I. Ryu, "A 17 mW, 2.5 GHz fractional-N frequency synthesizer for CDMA-2000," in Proc. Eur. Solid-State Circuits Conf., Villach, Germany, Sept. 2001, pp. 40-43.
15. B. De Muer and M. Steyaert, "A CMOS monolithic delta-sigma-controlled fractional-N frequency synthesizer for DCS-1800," IEEE J. Solid-State Circuits, vol. 37, pp. 835-844, July 2002.
16. B. De Muer, M. Borremans, N. Itoh, and M. Steyaert, "A 1.8 GHz highly-tunable, low-phase-noise CMOS VCO," in Proc. Custom Integrated Circuits Conf., Orlando, FL, May 2000, pp. 585-588.
17. J. Craninckx and M. Steyaert, Wireless CMOS Frequency Synthesizer Design. Norwell, MA: Kluwer, 1998.
18. The Saber User Manual, Analogy, Inc., 1996.