A 1-V 86-mW-RX 53-mW-TX single-chip CMOS transceiver for WLAN IEEE 802.11a

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 9, 2007, Pages 1986-1997

  Leung Lai Kan, Lincoln ^b   Lau, Dennis M C ^c   Lou, Shuzuo ^b   Ng, Alan W L ^b   Dan Wang, Rachel ^d   Wong, Gary Wing Kei ^e   Wu, Patrick Y ^b   Zheng, Hui ^b   Cheung, Vincent Sin Luen ^e   Luong, Howard C ^a,b  

^a IEEE

^b HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

^c ON SEMICONDUCTOR   (United States)

^d HONG KONG APPLIED SCIENCE AND TECHNOLOGY RESEARCH INSTITUTE   (Hong Kong)

^e Cheung Are with Pericom Technology Inc   (Hong Kong)

Author keywords

80211a; ADC; CMOS; Low power; Low voltage; Receiver; Single chip; Synthesizer; Transceiver; WLAN

Indexed keywords

ELECTRIC POWER TRANSMISSION; SIGNAL RECEIVERS; TRANSCEIVERS; WIRELESS LOCAL AREA NETWORKS (WLAN);

LOW VOLTAGE; SINGLE CHIP; SYNTHESIZER;

CMOS INTEGRATED CIRCUITS;

EID: 34548290271     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.903060     Document Type: Conference Paper

References (23)

1. I. Vassiliou et al., "A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μm CMOS transceiver for 802.11 a wireless LAN," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2221-2231, Dec. 2003.
2. P. Zhang et al., "A 5-GHz direct-conversion CMOS transceiver," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2232-2238, Dec. 2003.
3. T. Maeda et al, "A direct-conversion CMOS transceiver for 4.9 - 5.95 GHz multi-standard WLANs," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 90-515.
4. L. Leung, T. Zheng, S. Lou, A. Ng, D. Lau, R. Wang, P. Wu, V. Cheung, G. Wong, and H. C. Luong, "A 1 V low-power single-chip CMOS WLAN IEEE 802.1 la transceiver," in Proc. 32ndEuropean Solid-State Circuits Conf. (ESSCIRC), 2006, pp. 283-286.
5. N. Dinur and D. Wulich, "Peak-to-average power ratio in high-order OFDM," IEEE Trans. Commun., vol. 49, no. 6, pp. 1063-1072, Jun. 2001.
6. A. Tarighat, R. Bagheri, and A. H. Sayed, "Compensation schemes and performance analysis of IQ imbalances in OFDM receivers," IEEE Trans. Signal Process., vol. 53, no. 8, pp. 3257-3268, Aug. 2005.
7. D. Su et al, "A 5 GHz CMOS transceiver for IEEE 802.11a wireless LAN," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1688-1694, Dec. 2002.
8. B. Razavi, "A 5.2-GHz CMOS receiver with 62-dB image rejection," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 810-815, May 2001.
9. J. R. Anderson, "Design of a low-voltage 5 to 6 GHz voltage controlled oscillator for the 802.11 applications," Appl. Microw. Wireless, Apr. 2002.
10. J. Janssens and M. Steyaert, CMOS Cellular Receiver Front-ends from Specification to Realization. Norwell, MA: Kluwer Academic, 2002.
11. L. L. K. Leung and H. C. Luong, "A 1-V, 9.7 mW CMOS frequency synthesizer for WLAN 802.11a transceivers," in Symp. VLSI Circuits Dig. Tech. Papers, 2005, pp. 252-255.
12. J. Macedo and M. Copeland, "A 1.9-GHz silicon receiver with, monolotic image filtering," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 378-386, Mar. 1998.
13. S.-G Lee and J.-K. Choi, "Current-reuse bleeding mixer," Electron. Lett., vol. 36, pp. 696-697, Apr. 2000.
14. Y. De Veirman, "Design of a bipolar 10-MHz programmable continuous-time 0.05° equiripple linear phase filter," IEEE J. Solid-State Circuits, vol. 27, no. 3, pp. 324-331, Mar. 1992.
15. T. Oshima, K. Maio, W. Hioe, and Y. Shibahara, "Novel automatic tuning method of RC filters using a digital-DLL technique," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2052-2054, Nov. 2004.
16. C.-H. Wu, C.-S. Liu, and S.-L. Liu, "A 2 GHz CMOS variable-gain amplifier with 50 dB linear-in-magnitude controlled gain range for 10 GBase-LX4 ethernet," in IEEE ISSCC Dig. Tech. Papers, 2004, vol. 1, pp. 484-485.
17. C. B. Guo and H. C Luong, "A 70-MHz 70-dB-gain VGA with automatic continuous-time offset cancellation," in Proc. IEEE Midwest Symp. Circuits and Systems, 2000, pp. 306-309.
18. P.-C. Huang, Y.-H. Chen, and C-K. Wang, "A 2-V 10.7 MHz CMOS limiting amplifier/RSSI," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1474-1480, Oct. 2000.
19. P. Wu, V. Cheung, and H. C Luong, "A 1-V 100 MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture," in Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 136-137.
20. J. Bastos, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1959-1969, Dec. 1998.
21. K. C. Mak and H. C. Luong, "A MOS analog mixer using a cross-coupled pair with source followers," in Proc. IEEE Asia Pacific Conf. Circuits and Systems, 1996, pp. 117-120.
22. Come et al, "Impact of front-end non-idealities on bit error rate performance of WLAN-OFDM transceivers," in Proc. RAWCON 2000, Sep. 2000, pp. 91-94.
23. Lang et al, "Design and development of a 5.25 GHz software defined wireless OFDM communication platform," IEEE Commun. Mag., vol. 42, no. 6, pp. S6-12, Jun. 2004.