A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 7, 2002, Pages 835-844

  De Muer, Bram ^a,b   Steyaert, Michel S J ^a,b  

^a IEEE   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

modulator; CMOS RF integrated circuits; Fractional N frequency synthesis; Phase noise; Phase locked loop

Indexed keywords

PHASE NOISES;

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DELTA SIGMA MODULATION; ELECTRIC FILTERS; MODULATORS; PHASE LOCKED LOOPS; POWER SUPPLY CIRCUITS; SPURIOUS SIGNAL NOISE;

FREQUENCY SYNTHESIZERS;

EID: 0036640950     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.1015680     Document Type: Article

References (15)

1. A 2-V CMOS cellular transceiver front-end
2. A single-chip CMOS direct-conversion transceiver for 900-MHz spread-spectrum digital cordless phones
3. A single-chip 900-MHz spread-spectrum wireless transceiver in 1-μm CMOS - Part II: Receiver design
4. Deka-sigma modulation in fractional-N frequency synthesis
5. A multiple modulator fractional divider
6. A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order ΔΣ modulator
7. New single-clock CMOS latches and flip-flops with improved speed and power savings
8. A single-ended 1.5-GHz 8/9 dual-modulus prescaler in 0.7-μm CMOS with low phase-noise and high input sensitivity
9. A 1.8-GHz highly tunable low-phase-noise CMOS VCO
10. Fully integrated CMOS frequency synthesizers for wireless communications