A 17-mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35-μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 5, 2003, Pages 782-792

  Hegazi, Emad ^a   Abidi, Asad A ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Constant envelope modulation; Fractional N; Frequency synthesis; GSM; Noise filtering; Sigma delta; Transmitter; Voltage controlled oscillator (VCO)

Indexed keywords

DELTA SIGMA MODULATION; FREQUENCY SYNTHESIZERS; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; PHASE LOCKED LOOPS; SIGNAL FILTERING AND PREDICTION; SIGNAL NOISE MEASUREMENT; TRANSMITTERS; VARIABLE FREQUENCY OSCILLATORS;

CONSTANT ENVELOPE MODULATION; GAUSSIAN MINIMUM SHIFT KEYING TRANSMITTER; NOISE FILTERING;

CMOS INTEGRATED CIRCUITS;

EID: 0037514615     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.810052     Document Type: Article

References (24)

1. Receiver Design for GSM/PCN/PCS Mobile Systems, Siemens Semiconductor Group, München, Germany, 1990.
2. T. Stetzler, I. Post, J. Havens, and M. Koyama, "A 2.7 V to 4.5 V single-chip GSM transceiver RF integrated circuit," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1995, pp. 150-151.
3. P. Orsatti, F. Piazza, and Q. Huang, "A 20-mA receive, 55 mA transmit, single-chip GSM transceiver in 0.25 μm CMOS," IEEE J. Solid-State Circuits, vol. 34, pp. 1869-1880, Dec. 1999.
4. S. Tadjpour, E. Cijvat, E. Hegazi, and A. Abidi, "A 900-MHZ dual conversion-low IF GSM receiver in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 1992-2002, Dec. 2001.
5. E. Ngompe, "Computing the LO phase noise requirements in a GSM receiver," Appl. Microw. Wireless, vol. 11, no. 7, pp. 54-58, July 1999.
6. "Digital Cellular Telecommunication System; Radio Transmission and Reception (GSM 5.05)," European Telecommunication Standards Institute, 1996.
7. J. Crawford, Frequency Synthesizer Design Handbook. Norwood, MA: Artech House, 1994.
8. B. Miller and B. Conley, "A multiple modulator fractional divider," in Proc. Annu. Symp. Frequency Control, Baltimore, MD, 1990, pp. 559-68.
9. J. A. Weldon, R. S. Narayanaswami, J. C. Rudell, L. Lin, M. Otsuka, S. Dedieu, L. Tee, K. Tsai, C. Lee, and P. R. Gray, "A 1.75-GHz highly integrated narrow-band CMOS transmitter with harmonic rejection mixers," IEEE J. Solid-State Circuits, vol. 36, pp. 2003-2015, Dec. 2001.
10. T. Yamawaki, M. Kokubo, and H. Hagisawa, "A CMOS offset phase locked loop for a GSM transmitter," IEICE Trans. Fundamentals Electron. Commun. Comput. Sci., vol. E82-A, no. 2, pp. 307-312, 1999.
11. W. T. Bax and M. A. Copeland, "A GMSK modulator using a DS frequency discriminator-based synthesizer," IEEE J. Solid-State Circuits, vol. 36, pp. 1218-1227, Aug. 2001.
12. M. H. Perrott, T. L. Tewksbury III, and C. G. Sodini, "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. Solid-State Circuits, vol. 32, pp. 2048-2060, Dec. 1997.
13. W. Rhee, B.-S. Song, and A. Ali, "A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order ΔΣ modulator," IEEE J. Solid-State Circuits, vol. 35, pp. 1453-1460, Oct. 2000.
14. S. R. Northworthy, "Effective dithering of sigma-delta modulators," in Proc. IEEE Int. Symp. Circuits and Systems, San Diego, CA, 1992, pp. 1303-1306.
15. M. H. Perrott, M. D. Trott, and C. G. Sodini, "A modeling approach for Σ - Δ fractional-N frequency synthesizers allowing straightforward noise analysis," IEEE J. Solid-State Circuits, vol. 37, pp. 1028-1038, Aug. 2002.
16. E. Hegazi, H. Sjöland, and A. A. Abidi, "A filtering technique to lower LC oscillator phase noise," IEEE J. Solid-State Circuits, vol. 36, pp. 1921-1930, Dec. 2001.
17. E. Hegazi and A. A. Abidi, "Varactor characteristics, oscillator tuning curves, and AM-FM conversion," IEEE J. Solid-State Circuits, 2003, to be published.
18. C. Samori, A. L. Lacaita, A. Zanchi, S. Levantino, and F. Torrisi, "Impact of indirect stability on phase noise performance of fully-integrated LC tuned VCOs," in Proc. Eur. Solid-State Circuits Conf., Duisburg, Germany, 1999, pp. 202-205.
19. F. Behbahani, W. Tan, A. Karimi-Sanjaani, A. Roithmeier, and A. A. Abidi, "A broad-band tunable CMOS channel-select filter for a low-IF wireless receiver," IEEE J. Solid-State Circuits, vol. 35, pp. 476-489, Apr. 2000.
20. J. Phillips and K. Kundert, "Noise in mixers, oscillators, samplers, and logic: An introduction to cyclostationary noise," in Proc. Custom IC Conf., Orlando, FL, 2000, pp. 431-438.
21. W. Rhee, "Design of high-performance CMOS charge pumps in phase-locked loops," in Proc. IEEE Int. Symp. Circuits and Systems, Orlando, FL, 1999, pp. 545-548.
22. E. Garlepp, "A 900-MHz/1.8-GHz CMOS frequency synthesizer for dual-band applications," M.S. thesis, Univ. California, Los Angeles, 1999.
23. H. Hagberg, "Multi-divide frequency division," U.S. Patent 5 948 046, Sept. 7, 1999.
24. C. S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, "A family of low-power truly modular programmable dividers in standard 0.35 μm CMOS technology," IEEE J. Solid-State Circuits, vol. 35, pp. 1039-1045, July 2000.