Low-power heterogeneous systems-on-chips

Journal of Low Power Electronics

Volumn 4, Issue 2, 2008, Pages 111-126

  Piguet, Christian ^a   Nagel, Jean Luc ^a   Peiris, Vincent ^a   Gyger, Stève ^a   Séverac, Daniel ^a   Morgan, Marc ^a   Masgonty, Jean Marc ^a  

^a CSEM   (Switzerland)

Author keywords

DSP processors; Embedded processors; Heterogeneous; Leakage; MEMS; Mobile TV; MPSoC; Multi processor; RF; SoC; Technology variations; Vision sensors; Wireless sensor networks

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPLEX NETWORKS; DIGITAL MULTIMEDIA BROADCASTING; LEAKAGE (FLUID); MEMS; MULTIPROCESSING SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS; SYSTEM-ON-CHIP; WIRELESS SENSOR NETWORKS;

DSP PROCESSOR; EMBEDDED PROCESSORS; HETEROGENEOUS; MOBILE TV; MPSOC; MULTI-PROCESSORS; TECHNOLOGY VARIATIONS; VISION SENSORS;

INTEGRATED CIRCUIT DESIGN;

EID: 56749182347     PISSN: 15461998     EISSN: 15462005     Source Type: Journal    
DOI: 10.1166/jolpe.2008.273     Document Type: Article

References (33)

1. www.csem.ch.
2. C. Enz, A. El-Hoiydi, J.-D. Decotignie, and V. Peiris, WiseNET: An ultra-low power wireless sensor network solution. IEEE Computer 37, 62 (2004).
3. J. Rabaey, Managing power dissipation in the generation-after-next wireless systems. Journées Francophones d'études Faible Tension Faible Consommation, Paris, France (1999).
4. E. Vittoz, Weak inversion for ultimate low-power logic. Low-Power Electronics Design, edited by Christian Piguet, CRC Press (2004), Chap. 16.
5. S. Hanson, B. Zhai, D. Blaauw, D. Sylvester, A. Bryant, and X. Wang, Energy optimality and variability in subthreshold design. Proceedings of the IEEE International Symposium on Low Power Electronics and Design (2006), pp. 363-365.
6. T. Henzinger and J. Sifakis, The discipline of embedded systems design. IEEE Computer 40, 32 (2007).
7. C. Arm, J.-M. Masgonty, and C. Piguet, Double-latch clocking scheme for low-power I.P. cores. Proceedings of the International Workshop on Power and Timing Modeling, Optimization and Simulation (2000), pp. 217-224.
8. M. Donno, A. Ivaldi, L. Benini, and E. Macii, Clock-tree power optimization based on RTL clock-gating. Proceedings of the 40th Design Automation Conference (2003), p. 622.
9. http://www.bulldast.com/cgcap.htm.
10. C. Arm, J.-M. Masgonty, M. Morgan, C. Piguet, P.-D. Pfister, F. Rampogna, and P. Volet, Low-power quad MAC 170 μW/MHz 1.0 V MACGIC DSP Core. Proceedings of the IEEE European Solid-State Circuit Conference - ESSCIRC (2006), pp. 223-226.
11. A. Jerraya and W. Wolf, Multiprocessor Systems-on-Chips, Morgan Kaufmann Publishers, Elsevier (2005).
12. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, Leakage current mechanisms and leakage reduction techniques in deep- submicrometer CMOS circuits. Proceedings of the IEEE 91, 305 (2003).
13. C. Schuster, J.-L. Nagel, C. Piguet, and R-A. Farine, Leakage reduction at the architectural level and its application to 16 bit multiplier architectures. Proceedings of the International Workshop on Power and Tming Modeling, Optimization and Simulation (2004), pp. 169-178.
14. th. J. Low-Power Electronics 1, 1 (2005).
15. C. Schuster, J.-L. Nagel, C. Piguet, and P.-A. Farine, Architectural and technology influence on the optimal total power consumption. Proceedings of Design Automation and Test in Europe (2006), pp. 989-994.
16. B. Zhai, D. Blaauw, and D. Sylvester, and K. Flautner, Theoretical and practical limits of dynamic voltage scaling. Proceedings of the 41st Design Automation Conference (2004), pp. 868-873.
17. S. Hanson, B. Zhai, D. Blaauw, D. Sylvester, A. Bryant, and X. Wang, Energy optimality and variability in subthreshold design. Proceedings of the IEEE International Symposium on Low Power Electronics and Design (2006), pp. 363-365.
18. B. Zhai, L. Nazhandali, J. Olson, A. Reeves, M. Minuth, R. Helfand, S. Pant, D. Blaauw, and T. Austin, A 2.60 pJ/Inst subthreshold sensor processor for optimal energy efficiency. Proceedings of the Symposium on VLSI Circuits (2006), pp. 154-155.
19. 1 microcontroller with integrated SRAM and switched-capacitor DC-DC converter. Proceedings of the IEEE International Solid-State Circuit Conference-ISSCC (2008), pp. 318-319.
20. C. Piguet, G. Berweiler, C. Voirol, E. Dijkstra, J. Rijmenants, R. Zinszner, M. Stauffer, and M. Joss, ALADDIN: A CMOS gate-matrix layout system. Proceedings of the IEEE International Symposium on Circuits and Systems (1988), p. 2427.
21. H. Ben Jamaa, K. Moselund, D. Atienza, D. Bouvet, A. Ionescu, Y. Leblebici, and G. De Micheli, Fault-tolerant muiti-level logic decoder for nanoscale crossbar memory arrays. Proceedings of the IEEE International Conference on CAD (2007), pp. 765-772.
22. V. Peiris, C. Ann, S. Bories, S. Cserveny, F. Giroud, P. Graber, S. Gyger, E. Le Roux, T. Melly, M. Moser, O. Nys, F. Pengg, P.-D. Pfister, N. Raemy, A. Ribordy, P.-F. Ruedi, D. Ruffieux, L. Sumanen, S. Todeschin, and P. Volet, A 1 V 433/868 MHz 25 kb/s-FSK 2 kb/s-OOK RF transceiver SoC in standard digital 0.18 μm CMOS. Proceedings of the IEEE International Solid-State Circuit Conference - ISSCC (2005), pp. 258-259.
23. A. El-Hoiydi, J.-D. Decotignie, C. Enz, and E. Le Roux, WiseMAC, an ultra low power MAC protocol for the WiseNET wireless sensor network. SenSys'03, Los Angeles, California, USA, November (2003).
24. D. Ruffieux, J. Chabloz, C. Muller, F.-X. Pengg, P. Tortori, and A. Vouilloz, 2.4 GHz MEMS-based transceiver. Proceedings of the IEEE International Solid-State Circuit Conference-ISSCC (2008), pp. 522-523.
25. J. Baborowski, C. Bourgeois, A. Pezous, C. Muller, and M.-A. Dubois, Piezoelectrically activated silicon resonators. Proceedings of the IEEE International Frequency Control Symposium (2007), pp. 1210-1213.
26. C. Arm, S. Gyger, J.-M. Masgonty, M. Morgan, J.-L. Nagel, C. Piguet, F. Rampogna, and P. Volet, Low-Power 32-bit Dual-MAC 120 μW/MHz 1.0 V icyflex DSP/MCU core. Proceedings of the IEEE European Solid-State Circuit Conference - ESSCIRC, Edinburgh, Scotland, UK (2008).
27. http://www.abiliss.com.
28. Y. Huang, X. Duan, Y. Cui, L. J. Lauhcm, Kyoung-Ha Kim, and C. M. Lieber, Logic gates and computation from assembled nanowire building blocks. Science 294, 1313 (2001).
29. A. Schmid and Y. Leblebici, Array of nanometer-scale devices performing logic operations with fault-tolerant capability. Proceedings of the fourth IEEE Conference on Nanotechnology - IEEE-NANO (2004).
30. S. Ecoffey, V. Pott, D. Bouvet, M. Mazza, S. Mahapatra, A. Schmid, Y. Leblebici, M. J. Declercq, and A. M. Ionescu, Nano-wires for room temperature operated hybrid CMOS-NANO integrated circuits. Proceedings of the IEEE European Solid-State Circuit Conference - ESSCIRC (2005), Vol. 1, pp. 260-597.
31. J. Frei, C. Johns, A. Vazquez, X. Weize, C. R. Cleavelin, T. Schulz, N. Chaudhary, G. Gebara, J. R. Zaman, M. Gostkowski, K. Matthews, and J.-P. Colinge, Body effect in tri- and pi-gate SOI MOSFETS. IEEE Electron Device Letters 25, 813 (2004).
32. N. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang, S. C. Rustagi, C. H. Tung, R. Kumar, G. Q. Lo, N. Balasubramanian, and D.-L. Kwong, High-performance fully depleted silicon nanowire (Diameter < 5 nm) gate-all-around CMOS devices. IEEE Electron Device Letters 27, 383 (2006).
33. T regime. Invited Talk at the International VLSI-SoC Conference, Rhodes Island, Greece, October (2008).