Efficient fault tolerance in multi-media applications through selective instruction replication

Conference on Computing Frontiers - Proceedings of the 2008 Workshop on Radiation Effects and Fault Tolerance in Nanometer Technologies, WREFT 2008

Volumn , Issue , 2008, Pages 339-345

  Sundaram, Ayswarya ^a   Aakel, Ameen ^a   Lockhart, Derek ^b   Thacker, Darshan ^c   Franklin, Diana ^d  

^a Cal Poly State University   (United States)

^b Cornell University ^*  (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Application fidelity; Soft errors

Indexed keywords

DYNAMIC INSTRUCTIONS; HARDWARE OVERHEADS; MEDIA APPLICATIONS; MULTIMEDIA APPLICATIONS; PERFORMANCE DEGRADATIONS; PROCESSOR RELIABILITIES; PROGRAM CORRECTNESSES; SOFT ERRORS;

APPLICATIONS; DEGRADATION; ERROR CORRECTION; ERRORS; FAULT TOLERANCE; PROGRAM COMPILERS; RADIATION; RADIATION EFFECTS; RELIABILITY; TECHNICAL PRESENTATIONS;

QUALITY ASSURANCE;

EID: 56749165629     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1366224.1366227     Document Type: Conference Paper

References (21)

1. D. D. Thaker, D. Franklin, V. Akella, and F. T. Chong, "Reliability requirements of control, address, and data operations in error-tolerant applications," Proceedings of the Workshop on Architectural Reliability, held conjunction with MICRO-2005, December 2005.
2. N.Cohen, T.S.Sriram, N.Leland, D.Moyer, S.Butler, and R.Flatley, "Soft error considerations for deepsubmicron cmos circuit applications," IEEE International Electron Devices Meeting: Technical Digest, pp. 315-319, December 1999.
3. J.F.Ziegler, "Terrestrial cosmic rays," IBM Journal of Research and Development, vol. 40, pp. 19-39, January 1996.
4. J. V. Neumann, "Probabilistic logic and the synthesis of reliable organisms from unreliable components," Automata Studies, Ann. of Math. Studies, vol. 34, pp. 43-98, 1956.
5. X. Li and D. Yeung. Application-level correctness and its impact on fault tolerance. In Proceedings of the 13th International Symposium on High-Performance Computer Architecture, February 2007.
6. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, D. I. August, and S. S. Mukherjee. Software-controlled fault tolerance. ACM Transactions on Architecture and Code Optimization, 2(4):366-396, Dec 2005.
7. D. Thaker, D. Franklin, J. Oliver, S. Biswas, D. Lockhart, T. Metodi, and F. Chong. Characterization of error-tolerant applications when protecting control data. In IISWC '06: Proceedings of the IEEE International Symposium on Workload Characterization, San Jose, CA, USA, 2006. IEEE Computer Society.
8. Reinhardt, S. K. and Mukherjee, S. S. 2000. Transient fault detection via simultaneous multithreading. In Proceedings of the 27th Annual international Symposium on Computer Architecture (Vancouver, British Columbia, Canada). ISCA '00. ACM Press, New York, NY, 25-36.
9. Gomaa, M., Scarbrough, C., Vijaykumar, T. N., and Pomeranz, I. 2003. Transient-fault recovery for chip multiprocessors. In Proceedings of the 30th Annual international Symposium on Computer Architecture (San Diego, California, June 09-11, 2003). ISCA '03. ACM Press, New York, NY, 98-109.
10. Sundaramoorthy, K., Purser, Z., and Rotenburg, E. 2000. Slipstream processors: improving both performance and fault tolerance. In Proceedings of the Ninth international Conference on Architectural Support For Programming Languages and Operating Systems (Cambridge, Massachusetts, United States). ASPLOS-IX. ACM Press, New York, NY, 257-268
11. Reddy, V. K., Rotenberg, E., and Parthasarathy, S. 2006. Understanding prediction-based partial redundant threading for low-overhead, high-coverage fault tolerance. SIGARCH Comput. Archit. News 34, 5 (Oct. 2006), 83-94.
12. Weaver, C. and Austin, T. M. 2001. A Fault Tolerant Approach to Microprocessor Design. In Proceedings of the 2001 international Conference on Dependable Systems and Networks (Formerly: Ftcs) (July 01-04, 2001).
13. Vijaykumar, T. N., Pomeranz, I., and Cheng, K. 2002. Transient-fault recovery using simultaneous multithreading. In Proceedings of the 29th Annual international Symposium on Computer Architecture (Anchorage, Alaska, May 25-29, 2002). International Conference on Computer Architecture. IEEE Computer Society, Washington, DC, 87-98.
14. Mukherjee, S. S., Kontz, M., and Reinhardt, S. K. 2002. Detailed design and evaluation of redundant multithreading alternatives. SIGARCH Comput. Archit. News 30, 2 (May. 2002), 99-110.
15. Rotenberg, E. 1999. AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors. In Proceedings of the Twenty-Ninth Annual international Symposium on Fault-Tolerant Computing (June 15-18, 1999). FTCS. IEEE Computer Society, Washington, DC, 84.
16. Ray, J., Hoe, J. C., and Falsafi, B. 2001. Dual use of superscalar datapath for transient-fault detection and recovery. In Proceedings of the 34th Annual ACM/IEEE international Symposium on Microarchitecture (Austin, Texas, December 01-05, 2001). International Symposium on Microarchitecture. IEEE Computer Society, Washington, DC, 214-224.
17. D. C. Burger and T. M. Austin, "The simplescalar tool set, version 2.0," Technical Report CS-TR-1997-1342, University of Wisconsin, Madison, June 1997.
18. Jedidiah R. Crandall, Frederic T. Chong: "Minos: Control Data Attack Prevention Orthogonal to Memory Model." MICRO 2004: 221-232
19. Randy Allen, Ken Kenndy, "Optimizing Compilers for Modern Architectures: A Dependence-based Approach", Morgan Kaufmann, 2001
20. Sumeet Kumar and Aneesh Aggarwal, "Self-Checking Instructions: Reducing Instruction Redundancy for Concurrent Error Detection".PACT'06.
21. M. Gomaa and T. N. Vijaykumar. Opportunistic transientfault detection. 32nd International Symposium on Computer Architecture, pp. 172-183, June 2005.