ALP: Efficient Support for All Levels of Parallelism for Complex Media Applications

ACM Transactions on Architecture and Code Optimization

Volumn 4, Issue 1, 2007, Pages 3-

  Sasanka, Ruchira ^a   Li, Man Lap ^a   Adve, Sarita V ^a   Chen, Yen Kuang ^b   Debes, Eric ^b  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Data level parallelism; Design; Dlp; Media applications; Multimedia; Parallelism; Performance; Simd; Tlp; Vector

Indexed keywords

EID: 52049099632     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1216544.1216546     Document Type: Article

References (49)

1. Ahn, J. H., Dally, W. J., Khailany, B., Kapasi, U. J., and Das, A. 2004. Evaluating the imagine stream architecture. In Proc. of the 31st Annual Intl. Symp. on Comp. Architecture.
2. Albonesi, D. H. 1999. Selective cache ways: On-demand cache resource allocation. In Proc. of the 32nd Annual Intl. Symp. on Microarchitecture.
3. Asanovic, K. 1998. Vector Microprocessors. Ph. D. thesis, Univ. of California at Berkeley.
4. Beveridge, R. and Draper, B. 2003. Evaluation of face recognition algorithms. http://www. cs. colostate. edu/evalfacerec/.
5. Brooks, D., Tiwari, V., and Martonosi, M. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In Proc. of the 27 th Annual Intl. Symp. on Comp. Architecture.
6. Cheresiz, D., Juurlink, B. H. H., Vassiliadis, S., and Wijshoff, H. A. G. 2005. The CSI multimedia architecture. IEEE Trans. VLSI Syst. 13, 1.
7. Corbal, J., Espasa, R., and Valero, M. 1999. MOM: A matrix SIMD instruction set architecture for multimedia applications. In Proc. of the 14th Intl. Conf. on Supercomputing.
8. Cray Inc. 2005. Cray X1 System Overview. http://www.cray.com/products/x1e/.
9. Dally, W. J., Hanrahan, P., Erez, M., et al. 2003. Merrimac: Supercomputing with streams. In Proc. of2003 ACM/IEEE conference on Supercomputing.
10. Diefendorff, K. and Dubey, P. K. 1997. How multimedia workloads will change processor design. IEEE Computer.
11. Draper, J., Chame, J., Hall, M., et al. 2002. The architecture of the diva processing-in-memory chip. In Proc. of the 17th Intl. Conf. on Supercomputing.
12. Espasa, R. and Valero, M. 1997. Simultaneous multithreaded vector architecture. In Proc. of the 3rd Intl. Symp. on High-Perf. Comp. Architecture.
13. Espasa, R., Valero, M., and Smith, J. E. 1997. Out-of-order vector architectures. In Proc. of the 25th Annual Intl. Symp. on Comp. Architecture.
14. Espasa, R., Ardanaz, F., Emer, J., et al. 2002. Tarantula: A vector extension to the alpha architecture. In Proc. of the 29th Annual Intl. Symp. on Comp. Architecture.
15. Hennessy, J. L. and Patterson, D. A. 2002. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Mateo, CA.
16. Holliman, M. and Chen, Y.-K. 2003. MPEG decoding workload characterization. In Proc. of Workshop on Computer Architecture Evaluation using Commercial Workloads.
17. Hughes, C. J., Pai, V. S., Ranganathan, P. and Adve, S. V. 2002. RSIM: Simulating shared-memory multiprocessors with iLP processors. IEEE Computer.
18. Hwang, k. 1993. Advanced Computer Architecture: Parallelism, Scalability, Programmability. Mc Graw-Hill, New York.
19. Intel Corporation 2001. Intel Itanium Architecture Software Developer's Manual. Intel Corporation, Santa Clara, CA.
20. Jouppi, N. P. 1989. A unified vector/scalar floating-point architecture. In Proc. of the 8th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems.
21. Kapasi, U. J., Dally, W. J., Rixner, S. et al. 2003. Efficient conditional operations for data-parallel architectures. In Proc. of the 36th Annual Intl. Symp. on Microarchitecture.
22. A hardware overview of SX-6 and SX-7 supercomputer.
23. Kozyrakis, C. 2002. Scalable vector media processors for embedded systems. Ph. D. thesis, Univ. of California at Berkeley.
24. Kozyrakis, C. and Patterson, D. 2003. Overcoming the limitations of conventional vector processors. In Proc. of the 30th Annual Intl. Symp. on Comp. Architecture.
25. Krashinsky, R., Batten, C., Hampton, M., et al. 2004. The vector-thread architecture. In Proc. of the 31st Annual Intl. Symp. on Comp. Architecture.
26. Lee, C. G. and Stoodley, M. G. 1999. Simple vector microprocessors for multimedia applications. In Proc. of the 31st Annual Intl. Symp. on Microarchitecture.
27. Lee, L. H. 2000. Pseudo-vector machine for embedded applications. Ph. D. thesis, University of Michigan.
28. LI, M.-L. 2005. Data-level and thread-level parallelism in emerging multimedia applications. M. S. thesis, Univ. of Illinois, Urbana-Champaign.
29. Li, M.-L., Sasanka, R., Adve, S. V., Chen, Y.-K., and Debes, E. 2005. The ALPBench benchmark suite for multimedia applications. In IEEE Intl. Symp. on Workload Characterization.
30. Mai, K., Paaske, T., Jayasena, N., Ho, R., et al. 2000. Smart memories: A modular reconfigurable architecture. In Proc. of the 27th Annual Intl. Symp. on Comp. Architecture.
31. Mathew, B. K., McKee, S. A., Carter, J. B., and Davis, A. 2000. Design of a parallel vector access unit for sdram memories. In Proc. of the 6th Intl. Symp. on High-Perf. Comp. Architecture. 39-48.
32. McKee, S. A., Aluwihare, A., Clark, B. H., Klenke, R. H., Landon, T. C., Oliver, C. W., Salinas, M. H., Szymkowiak, A. E., Wright, K. L., Wulf, W. A., and Aylor, J. H. 1996. Design and evaluation of dynamic access ordering hardware. In Proceedings of the 10th International Conference on Supercomputing., ACM Press, New York., 125-132.
33. Mpeg Software Simulation Group. 1994. MSSG MPEG2 encoder and decoder. http://www. mpeg. org/MPEG/MSSG/.
34. Pai, V. S., Ranganathan, P., Adve, S. V., and Harton, T. 1996. An evaluation of memory consistency models for shared-memory systems with ILP processors. In Proc. of the 7th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems. 12-23.
35. Quintana, F., Corbal, J., Espasa, R., and Valero, M. 1999. Adding a vector unit to a superscalar processor. In Proc. of the 14th Intl. Conf. on Supercomputing.
36. Ranganathan, P., Adve, S., and Jouppi, N. P. 2000. Reconfigurable caches and their application to media processing. In Proc. of the 27th Annual Intl. Symp. on Comp. Architecture.
37. Rau, B. R., Yen, D. W. L., Yen, W., and Towie, R. A. 1989. The Cydra 5 departmental supercomputer: Design philosophies, decisions, and trade-offs. In IEEE Computer.
38. Reddy, R. et al. 2001. CMU SPHINX. http://www. speech. cs. cmu. edu/sphinx/.
39. Rosenblum, M., Bugnion, E., and Herrod, S. A. 1995. The impact of architectural trends on operating system performance. In Proc. of 20th ACM Symp. on Operanting Systems Principles.
40. Sanchez, F., Alvarez, M., Salam, E., Ramirez, A., and Valero, M. 2005. On the scalability of 1-and 2-dimensional SIMD extensions for multimedia applications. In Proc. of IEEE Intl. Symp. on Performance Analysis of Systems and Software.
41. Sankaralingam, K., Nagarajan, R., Liu, H., et al. 2003. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In Proc. of the 30th Annual Intl. Symp. on Comp. Architecture.
42. Sasanka, R., Adve, S. V., Chen, Y.-K., and Debes, E. 2004. The energy efficiency of CMP vs. SMT for multimedia workloads. In Proc. of the 20th Intl. Conf. on Supercomputing.
43. Skadron, K., Abdelzaher, E. and Stan, M. R. 2002. Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management. In Proc. of the 8th Intl. Symp. on High-Perf. Comp. Architecture.
44. Stone, J. E. 2003. Taychon raytracer. http://jedi. ks. uiuc. edu/~johns/raytracer/.
45. Tamaki, Y. Sukegawa, N., Ito, M., et al. 1999. Node architecture and performance evaluation of the Hitachi super technical server SR8000. In Proc. of the 11th Intl. Conf. on Parallel and Distributed Systems.
46. Taylor, M., Lee, W., Miller, J., Wentzlaff, D., et al. 2004. Evaluation of the RAW microprocessor: An exposed-wire-delay architecture for ILP and streams. In Proc. of the 31st Annual Intl. Symp. on Comp. Architecture.
47. Wang, Z. 1984. Fast algorithms for the discrete cosine transform and for the discrete fourier transform. In IEEE Transactions in Acoustics, Speech, and Signal Processing. Vol. ASSP-32.
48. Zhang, L., Fang, Z., Parker, M., Mathew, B. K., et al. 2001. The impulse memory controller. In IEEE Transcations on Computers.
49. Zhang, Y., Parikh, D., Sankaranarayanan, K., et al. 2003. HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects. Tech. Rep. CS-2003-05, Univ. of Virginia.