The ALPBench benchmark suite for complex multimedia applications

Proceedings of the 2005 IEEE International Symposium on Workload Characterization, IISWC-2005

Volumn 2005, Issue , 2005, Pages 34-45

  Li, Man Lap ^a   Sasanka, Ruchira ^a   Adve, Sarita V ^a   Chen, Yen Kuang ^b   Debes, Eric ^b  

^a Digital Computer Laboratory   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPILER OPTIMIZATIONS; INSTRUCTION-LEVEL PARALLELISM; POSIX THREADS;

BENCHMARKING; COMPUTER ARCHITECTURE; DATA ACQUISITION; DECODING; FACE RECOGNITION; IMAGE CODING; LARGE SCALE SYSTEMS; PROGRAM COMPILERS;

MULTIMEDIA SYSTEMS;

EID: 33749052315     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2005.1525999     Document Type: Conference Paper

References (35)

1. L. Baugh, J. Renau, J. Tuck, and J. Torrellas, "Sphinx Parallelization," Dept. of Computer Science, University of Illinois, Tech. Rep. UIUCDCS-R-2002-2606, 2002.
2. R. Beveridge, D. Bolme, M. Teixeira, and B. Draper, "The CSU face identification evaluation system user's guide," http://www.cs.colostate. edu/evalfacerec/algorithms/version5/faceIdUsersGuide.pdf, 2003.
3. R. Beveridge and B. Draper, "Evaluation of face recognition algorithms," http://www.cs.colostate.edu/evalfacerec/, 2003.
4. Y.-K. Chen et al., "Media Applications on Hyper-Threading Technology," Intel Technology Journal, Vol.6, Issue 1, 2002.
5. K. Diefendorff and P. K. Dubey, "How Multimedia Workloads Will Change Processor Design," IEEE Computer, Sep. 1997.
6. P. Dubey, "Recognition, Mining and Synthesis Moves Computers to the Era of Tera," Technology@Intel Magazine, February 2005.
7. EDN Embedded Microprocessor Benchmark Consortium, "The EEMBC benchmark suite," 1997.
8. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in IEEE 4th Annual Workshop on Workload Characterization, December 2001.
9. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers Inc., 2002.
10. M. Holliman and Y.-K. Chen, "MPEG Decoding Workload Characterization," in Proc. of Workshop on Computer Architecture Evaluation using Commercial Workloads, 2003.
11. C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve, "RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors," IEEE Computer, February 2002.
12. Intel Application Notes AP-922, Intel Corporation, 1999.
13. Intel Application Notes AP-945, Intel Corporation, 1999.
14. The IA-32 Intel Architecture Optimization Reference Manual, Intel Corporation, 2004.
15. Intel Corporation, "Intel 925XE express chipset," http://www.intel.com/products/chipsets/925xe/, 2005.
16. E. Iwata and K. Olukotun, "Exploiting Coarse-Grain Parallelism in the MPEG-2 Algorithm," Computer Systems Lab, Stanford University, Tech. Rep. CSL-TR-98-771, 1998.
17. H. Kalva, A. Vetro, and H. Sun, "Performance Optimization of an MPEG-2 to MPEG-4 Video Transcoder," in Proc. of SPIE Conf. on Microtechnologies for the New Millennium, VLSI Circuits and Systems, 2003.
18. K. I. T. Koga, A. Hirano, Y. Iijima, and T. Ishiguro, "Motion-Compensated Interframe Coding for Video Conferencing," in Proc. of the 1981 National Telesystems Conference, 1981.
19. R. Krishna, S. Mahlke, and T. Austin, "Insights Into the Memory Demands of Speech Recognition Algorithms," in Proc. of the 2nd Annual Workshop on Memory Performance Issues, 2002.
20. _, "Architectural Optimizations for Low-Power, Real-time Speech Recognition," in Proc. of the Intl. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, 2003.
21. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems," in Proc. of the 29th MICRO, 1997.
22. M.-L. Li, "Data-Level and Thread-Level Parallelism in Emerging Multimedia Applications," Master's thesis, Univ. of Illinois, Urbana-Champaign, 2005.
23. B. Mathew, A. Davis, and R. Evans, "A Characterization of Visual Feature Recognition," Univ, of Utah, Tech. Rep. UUCS-03-014, 2003.
24. B. Mathew, A. Davis, and Z. Fang, "A Low-Power Accelerator for the SPHINX 3 Speech Recognition System," in Proc. of the Intl. Conf. on Compilers, Architecture and Synthesis for Embedded Systems, 2003.
25. MPEG Software Simulation Group, "MSSG MPEG2 encoder and decoder," http://www.mpeg.org/MPEG/MSSG/, 1994.
26. T. D. Nguyen, R. Vaswani, and J. Zahorjan, "Parallel Application Characterization for Multiprocessor Scheduling Policy Design," in Job Scheduling Strategies for Parallel Processing, Volume 1162 of Lecture Notes in Computer Science, Springer-Verlag, 1996.
27. M. K. Ravishankar, "Sphinx-3 s3.X decoder," http://cmusphinx.sourceforge.net/sphinx3/, 2004.
28. R. Reddy et al., "CMU SPHINX," http://www.speech.cs.cmu.edu/ sphinx/, 2001.
29. R. Sasanka, M.-L. Li, S. V. Adve, Y.-K. Chen, and E. Debes, "ALP: Efficient Support for All Levels of Parallelism for Complex Media Applications (Submitted for publication)," Dept. of Computer Science, University of Illinois, Tech. Rep. UIUCDCS-R-2005-2605, July 2005.
30. N. T. Slingerland and A. J. Smith, "Design and Characterization of the Berkeley Multimedia Workload." Multimedia Syst., vol. 8, no. 4, 2002.
31. J. E. Stone, "Taychon raytracer," http://jedi.ks.uiuc.edu/ ~johns/raytracer/, 2003.
32. M. Turk and A. Pentland, "Face Recognition Using Eigenfaces," in Journal of Cognitive Neuroscience, Vol. 3, 1991.
33. J. C. Vorbruggen, "187.facerec: CFP2000 benchmark description," http://www.spec.org/osg/cpu2000/CFP2000/, 2000.
34. Z. Wang, "Fast Algorithms for the Discrete Cosine Transform and for the Discrete Fourier Transform," in IEEE Transactions in Acoustics, Speech, and Signal Processing. Vol. ASSP-32, 1984.
35. S. C. Woo et al., "The SPLASH-2 Programs: Characterization and Methodological Considerations," in Proc. of the 22th Annual Intl. Symp. on Comp. Architecture, 1995.