The instruction-set extension problem: A survey

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4943 LNCS, Issue , 2008, Pages 209-220

  Galuzzi, Carlo ^a   Bertels, Koen ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CAVITY RESONATORS;

APPLICATION SPECIFIC INSTRUCTION-SET PROCESSORS; CUSTOMIZABLE; INSTRUCTION-SET EXTENSIONS; PERFORMANCE IMPROVEMENTS; RE-CONFIGURABLE COMPUTING; SPECIFIC REQUIREMENTS;

PARALLEL PROCESSING SYSTEMS;

EID: 51849159146     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-78610-8_21     Document Type: Conference Paper

References (62)

1. Keutzer,: From ASIC to ASIP: The next design discontinuity. In: ICCD 2002 (2002)
2. Holmer: Automatic design of computer instruction sets. PhD thesis (1993)
3. Huang: Generating instruction sets and microarchitectures from applications. In: ICCAD 1994, (1994)
4. Huang: Synthesis of instruction sets for pipelined microprocessors. In: DAC 1994, (1994)
5. Van Praet: Instruction set definition and instruction selection for ASIPs. In: ISSS 1994, (1994)
6. Liem: Instruction-set matching and selection for DSP and ASIP code generation. In: ED & TC 1994, (1994)
7. Choi,: Synthesis of application specific instructions for embedded DSP software. IEEE Trans. on Comp. 48(6), 603-614 (1999)
8. Faraboschi,: LX: a technology platform for customizable VLIW embedded processing. ACM SIGARCH Computer Architecture News, Special Issue. In: Proceedings of the 27th annual international symposium on Computer architecture (ISCA 2000) 28(2), 203-213 (2003)
9. Wang: Hardware/software instruction set configurability for System-on-Chip processors. In: DAC 2001 (2001)
10. Arnold: Designing domain-specific processors. In: CODES 2001(2001)
11. Kastner,: Instruction generation for hybrid reconfigurable systems. ACM TO-DAES 7(4), 605-627 (2002)
12. Atasu: Automatic application-specific instruction-set extensions under microarchitectural constraints. In: DAC 2003 (2003)
13. Atasu: An integer linear programming approach for identifying instruction-set extensions. In: CODES+ISSS 2005 (2005)
14. Galuzzi: Automatic selection of application-specific instruction-set extensions. In: CODES+ISSS 2006 (2006)
15. Alomary: A hardware/software codesign partitioner for ASIP design. In: ICECS 1996 (1996)
16. Athanas,: Processor reconfiguration through instruction-set metamorphosis. IEEE Computer 26(3), 11-18 (1993)
17. Razdan: PRISC software acceleration techniques. In: ICCS 1994 (1994)
18. Wirthlin: DISC: The dynamic instruction set computer. In: FPGAs for Fast Board Devel. and Reconf. Comp. vol. 2607, pp. 92-103 (1995)
19. Geurts: Synthesis of Accelerator Data Paths for High-Throughput Signal Processing Applications. PhD thesis (1995)
20. Geurts,: Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications. Kluwer Academic Publishers, Norwell (1997)
21. Hauser: GARP: a mips processor with a reconfigurable coprocessor. In: FCCM 1997 (1997)
22. Niemann: Hardware/software partitioning using integer programming. In: EDTC 1996 (1996)
23. Niemann,: An algorithm for hardware/software partitioning using mixed integer linear programming. ACM TODAES, Special Issue: Partitioning Methods for Embedded Systems 2(2), 165-193 (1997)
24. De Micheli,: Hardware/software co-design. Proc. of IEEE 85(3), 349-365 (1997)
25. Baleani, Sangiovanni-Vincentelli, A.: HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform. In: CODES 2002 (2002)
26. Arató: Hardware-software partitioning in embedded system design. In: WISP 2003 (2003)
27. Gschwind: Instruction set selection for ASIP design. In: CCODES 1999 (1999)
28. Pozzi: Automatic topology-based identification of instruction-set extensions for embedded processors. Technical Report CS 01/377, EPFL, DI-LAP, Lausanne (December 2001)
29. Clark: Automatically generating custom instruction set extensions. In: WASP 2002 (2002)
30. Peymandoust: Automatic instruction set extension and utilization for embedded processors. In: ASAP (2003)
31. Clark,: Processor acceleration through automated instruction set customization. In: MICRO 36
32. Cong: Application-specific instruction generation for configurable processor architectures. In: FPGA 2004 (2004)
33. Rao, S.: Partitioning by regularity extraction. In: DAC 1992 (1992)
34. Arnold: Automatic detection of recurring operation patterns. In: CODES 1999 (1999)
35. Kastner: Instruction generation for hybrid reconfigurable systems. In: ICCAD 2001 (2001)
36. Fortin: The graph isomorphism problem. Technical Report TR 96-20, Department of Computing Science, University of Alberta, Canada (July 1996)
37. Chen,: Graph isomorphism and identification matrices: Parallel algorithms. IEEE Trans. on Paral. and Distr. Systems 7(3), 308-319 (1996)
38. Coudert: New ideas for solving covering problems. In: DAC 1995 (1995)
39. Coudert: On solving covering problems. In: DAC 1996 (1996)
40. Brisk: Instruction generation and regularity extraction for reconfigurable processors. In: CASES 2002 (2002)
41. Yu: Scalable custom instructions identification for instruction-set extensible processors. In: CASES 2004 (2004)
42. Aletà,: Removing communications in clustered microarchitectures through instruction replication. ACM TACO 1(2), 127-151 (2004)
43. Vassiliadis, S., Bertels, K., Galuzzi, C.: A Linear Complexity Algorithm for the Automatic Generation of Convex Multiple Input Multiple Output Instructions. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARCS 2007. LNCS, vol. 4419, pp. 130-141. Springer, Heidelberg (2007)
44. Galuzzi: A linear complexity algorithm for the generation of multiple input single output instructions of variable size. In: SAMOS VII Works
45. Liao: Instruction selection using binate covering for code size optimization. In: ICCAD 1995 (1995)
46. Liao,: A new viewpoint on code generation for directed acyclic graphs. ACM TO-DAES 3(1), 51-75 (1998)
47. Rao, S.: On clustering for maximal regularity extraction. IEEE Trans, on CAD 12(8), 1198-1208 (1993)
48. Rao, S.: Hierarchical design space exploration for a class of digital systems. IEEE Trans. on VLSI Systems 1(3), 282-295 (1993)
49. Janssen: A specification invariant technique for regularity improvement between flow-graph clusters. In: EDTC 1996 (1996)
50. Huang: Managing dynamic reconfiguration overhead in system-on-a-chip design using reconfigurable datapaths and optimized interconnection networks. In: DATE 2001 (2001)
51. Moreano: Datapath merging and interconnection sharing for reconfigurable architectures. In: ISSS 2002 (2002)
52. Sun: Synthesis of custom processors based on extensible platforms. In: ICCAD 2002 (2002)
53. Imai: An integer programming approach to instruction implementation method selection problem. In: EURO-DAC 1992 (1992)
54. Grasselli,: A method for minimizing the number of internal states in incompletely specified sequential networks. IEEE Trans. Electron. Comp. EC-14, 350-359 (1965)
55. Brayton: Boolean relations and the incomplete specification of logic networks. In: ICCAD 1989 (1989)
56. Liao: Solving covering problems using LPR-based lower bounds. In: DAC 1997 (1997)
57. Li: Effective bounding techniques for solving unate and binate covering problems. In: DAC 2005 (2005)
58. Alippi: A DAG-based design approach for reconfigurable VLIW processors. In: DATE 1999 (1999)
59. Galuzzi: The spiral search: A linear complexity algorithm for the generation of convex multiple input multiple output instruction-set extensions. In: ICFPT 2007 (2007)
60. Huynh: An Efficient Framework for Dynamic Reconfiguration of Instruction-Set Customizations. In: CASES 2007 (2007)
61. Yu: Disjoint pattern enumeration for custom instructions identification. In: FPL 2007 (2007)
62. Bonzini: A retargetable framework for automated discovery of custom instructions. In: ASAP 2007 (2007)