Timing variation-aware high-level synthesis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 424-428

  Jung, Jongyoon ^a   Kim, Taewhan ^a  

^a Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DESIGN; ELECTRIC CURRENTS; TIME MEASUREMENT;

CIRCUIT TIMING; CLOSURE PROBLEM; DESIGN AUTOMATION; HIGH-LEVEL SYNTHESIS; INTERNATIONAL CONFERENCES; PROCESS VARIATIONS;

TIMING CIRCUITS;

EID: 50249164346     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397302     Document Type: Conference Paper

References (16)

1. S. Borkar, T. Kamik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, "Parameter variations and impact on circuits and microarchitecture," In Proc. DAC, pp. 338-342, 2003.
2. H. Chang and S. S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single PERT-like traversal," In Proc. ICCAD, pp. 621-625, 2003.
3. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan, "First-order incremental block-based statistical timing analysis," In Proc. DAC, pp. 331-336, 2004.
4. A. Agarwal, V. Zolotov, and D. T. Blaauw, "Statistical timing analysis using bounds and selective enumeration," IEEE TCAD, pp. 1243-1260, September 2003.
5. M. Orshansky and A. Bandyopadhyay, "Fast statistical timing analysis handling arbitrary correlations," In Proc. DAC, pp. 337-342, 2004.
6. R. Rao, A. Srivastava, D. Blaauw, and D. Sylvester, "Statistical analysis of subthreshold leakage current for VLSI circuits," IEEE TVLS, pp. 131-139, February 2004.
7. S. Narendra, V. De, S. Borkar, D. Antoniadis, and A. Chandrakasan, "Full-chip subthreshold leakage power prediction model for sub-0.1 μm CMOS," In Proc. ISLPED, pp. 19-23, 2002.
8. S. Raj, S. Vrudhula, and J. Wang, "A methodology to improve timing yield in the presence of process variation," In Proc. DAC, pp. 448-453, 2004.
9. S. Choi, B. C. Paul, and K. Roy, "Novel sizing algorithm for yield improvement under process variation in nanometer technology," In Proc. DAC, pp. 454-459, 2004.
10. A. Srivastava, D. Sylvester, and D. Blaauw, "Statistical optimization of leakage power considering process variation using dual-Vth and sizing," In Proc. DAC, pp. 773-778, 2004.
11. A. Davoodi, V. Khandelwal, and A. Srivastava, "Variability inspired implementation selection problem," In Proc. ICCAD, pp. 423-427, 2004.
12. W.-L. Hung, X. Wu, and Y. Xie, "Guaranteeing performance yield in high-level synthesis," In Proc. ICCAD, pp. 303-309, 2006.
13. A. Srivastava, D. Sylvester, and D. Blaauw, Statistical analysis and optimization for VLSI: timing and power, Springer 2005.
14. J. -J. Liou, K. -T. Cheng, S. Kundu, and A. Krstic, "Fast statistical timing analysis by probabilistic event propagation," In Proc. DAC, pp.661-666, 2001.
15. Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, New York, McGraw Hill, 1994.
16. K. Kang, B. C. Paul, and K. Roy, "Statistical timing analysis using levelized covariance propagation," In Proc. DATE, pp. 764-769, 2005.