ORB: An on-chip optical ring bus communication architecture for multi-processor systems-on-chip

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2008, Pages 789-794

  Pasricha, Sudeep ^a   Dutt, Nikil ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION COMPLEXITY; BUS PROTOCOLS; CHIP PERFORMANCE; COMMUNICATION ARCHITECTURES; DESIGN AUTOMATION CONFERENCE; ELECTRICAL BUS; ELECTRICAL INTERCONNECTS; ELECTRICAL WIRES; LOWER-POWER CONSUMPTION; MULTI-PROCESSOR SYSTEMS; MULTIPROCESSOR SYSTEMS-ON-CHIP; ON CHIPS; ON-CHIP COMMUNICATIONS; ON-CHIP OPTICAL INTERCONNECTS; OPTICAL-; PROCESSING CORES; SOUTH PACIFIC; SUPERIOR PERFORMANCE; TECHNOLOGY NODES;

BUSES; CANNING; CHLORINE COMPOUNDS; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; FAULT TOLERANCE; INDUSTRIAL ENGINEERING; INTEGRATED OPTICS; INTEGRATED OPTOELECTRONICS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; OPTICAL COMMUNICATION; OPTICAL INTERCONNECTS; OPTICAL SYSTEMS; OPTICAL WAVEGUIDES; QUALITY ASSURANCE; RELIABILITY; STANDARDS; WAVEGUIDES;

TECHNOLOGY;

EID: 49549083881     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2008.4484059     Document Type: Conference Paper

References (39)

1. R. Ho, W. Mai, and M. A. Horowitz, "The future of wires", Proceedings of the IEEE, 89(4):490-504, April 2001.
2. International Technology Roadmap for Semiconductors, 2006, http://www.itrs.net/
3. V. Adler, E. Friedman, "Repeater Design to Reduce Delay and Power in Resistive Interconnect", IEEE TCAS, May 1998.
4. V. Nookala, S. S. Sapatnekar, "Designing optimized pipelined global interconnects: Algorithms and methodology impact," IEEE ISCAS, Vol.1, pp.608-611, May 2005.
5. AMBA AXI Specification www.arm.com/armtech/AXI
6. M. Haurylau et al., "On-chip Optical Interconnect Roadmap: Challenges and Critical Directions," IEEE Journal of Selected Topics in Quantum Electronics, Vol. 12, No. 6, Nov/Dec 2006.
7. D. A. Miller, "Rationale and challenges for optical interconnects to electronic chips" Proc. IEEE, Jun 2000.
8. I. Young. "Intel introduces chip-to-chip optical I/O interconnect prototype", Technology@Intel Magazine, Apr 2004.
9. H. Rong, et al. "A continuous-wave Raman silicon laser," Nature, vol. 433, pp. 725-728, Feb. 2005.
10. S. J. McNab, N. Moll, Yu. A. Vlasov, "Ultra-low loss photonic integrated circuit with membrane-type photonic crystal waveguides," Opt. Express, vol. 11, no. 22, Nov. 2003.
11. A. Liu et al., "A High-Speed Silicon Optical Modulator Based on a Metal- Oxide-Semiconductor Capacitor," Nature, Vol. 427, pp. 615-618, Feb 2004.
12. Q. Xu et al., "12.5 Gbit/s carrier-injection-based silicon microring silicon modulators", Optics Express, 15(2), Jan. 2007.
13. M. R. Reshotko, D. L. Kencke, B. Block, "High-speed CMOS compatible photodetectors for optical interconnects," Proc. SPIE, Oct. 2004, vol. 5564, pp. 146-155.
14. S. J. Koester, et al. "High-ffficiency, Ge-on-SOI lateral PIN photodiodes with 29 GHz bandwidth," Proc. Device Research Conf, Notre Dame, IN, 2004, pp. 175-176.
15. J. W. Goodman et al., "Optical Interconnects for VLSI Systems," Proceedings of the IEEE, Vol. 72, No. 7, July 1984.
16. M. J. Kobrinsky et al., "On-Chip Optical Interconnects," Intel Technology Journal, Vol. 8, No. 2, pp. 129-141, May 2004.
17. G. Chen, H. Chen, M. Haurylau, N. Nelson, D. Albonesi, P. M. Fauchet, E. G. Friedman, "Predictions of CMOS Compatible On-Chip Optical Interconnect," Proc. of SLIP, 2005, pp. 13-20.
18. Ian O'Connor, "Optical solutions for system-level interconnect", Proc. SLIP, Feb 2004.
19. A. M. Pappu A. B. Apsel, "Analysis of intrachip electrical and optical fanout", Applied Optics, 44(30):6361-6372, Oct 2005
20. L. Benini and G. D. Micheli, "Networks on chip: A new SoC paradigm", IEEE Computer, 49(2/3):70-71, Jan. 2002.
21. W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks", In Design Automation Conf., pages 684-689, June 2001.
22. S. Vangal et al, "An 80-tile 1.28 TFLOPS network-on-chip in 65 nm CMOS", In Proc. ISSCC Feb. 2007.
23. A. Shacham, K. Bergman, L. Carloni, "The Case for Low-Power Photonic Networks on Chip", In Proc. DAC 2007.
24. N. Kirman et. al, "Leveraging Optical Technology in Future Bus-based Chip Multiprocessors", In Proc. MICRO, 2006.
25. I.-W. Hsieh et al, "Ultrafast-pulse self-phase modulation and third-order dispersion in si photonic wire-waveguides", Optics Express, 14(25):12380-12387, Dec. 2006.
26. C. Gunn, "CMOS photonics for high-speed interconnects", IEEE Micro, 26(2):58-66, Mar./Apr. 2006.
27. C. A. Barrios et al., "Low-Power-Consumption Short-Length and High- Modulation-Depth Silicon Electro-optic Modulator" Journal of Lightwave Technology, Vol. 21, No. 4, April 2003.
28. L. Eldada, L. W. Shacklette, "Advances in Polymer Integrated Optics," IEEE JQE, Vol. 6, No. 1, Jan/Feb 2000.
29. A. Gupta et al., "High-speed optoelectronics receivers in SiGe", In Proc. VLSI Design, Jan. 2004, pp. 957-960.
30. B. G. Lee et al., "Demonstrated 4×4 Gbps silicon photonic integrated parallel electronic to WDM interface", OFC 2007.
31. S. C. Woo et al. "The SPLASH-2 programs: Characterization and methodological considerations", Proc. ISCAS, 1995.
32. S. Pasricha, N. Dutt, "The Optical Ring Bus (ORB) On-Chip Communication Architecture", CECS Technical Report, Feb 2008
33. SystemC initiative. www.systemc.org
34. W. Müller, J. Ruf, W. Rosenstiel, "SystemC Methodologies and Applications", Norwell, MA: Kluwer, 2003
35. S. N. Adya, I. L. Markov, "Fixed-outline Floorplanning: Enabling Hierarchical Design", In IEEE Trans TVLSI, Dec. 2003
36. Y. I. Ismail and E. G. Friedman, "Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits," IEEE TVLSI, Vol. 8, No. 2, pp. 195-206, April 2000.
37. C. Kretzschmar, et al., "Why transition coding for power minimization of on-chip buses does not work", DATE 2004
38. S. Pasricha, Y. Park, F. Kurdahi, N. Dutt, "System-Level Power- Performance Trade-Offs in Bus Matrix Communication Architecture Synthesis", CODES+ISSS 2006.
39. Berkeley Predictive Technology Model, U.C. Berkeley, http://www.devices. eecs.berkeley.edu/∼ptm/