Analysis of intrachip electrical and optical fanout

Applied Optics

Volumn 44, Issue 30, 2005, Pages 6361-6372

  Pappu, Anand M ^a   Apsel, Alyssa B ^a  

^a School of Chemical and Molecular Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC DRIVES; ELECTRIC INVERTERS; ELECTRIC LOADS; OPTICAL SYSTEMS; SIGNALING; WIRE;

ELECTRICAL ISOLATION; INTRACHIP; OPTICAL FANOUT; PARASITIC WIRES;

OPTICAL INTERCONNECTS;

EID: 27944477807     PISSN: 1559128X     EISSN: 15394522     Source Type: Journal    
DOI: 10.1364/AO.44.006361     Document Type: Article

References (27)

1. J. Davis, R. Venkatesan, A. Kaloyeros, M. Beylansky, S. Souri, K. Banerjee, K. Saraswat, A. Rahman, R. Reif, and J. Meindl, "Interconnect limits on gigascale integration in the 21st century," Proc. IEEE 89, 305-324 (2001).
2. A. V. Krishnamoorthy and D. A. B. Miller, "Scaling optoelectronic-VLSI circuits into the 21st century: a technology roadmap," IEEE J. Sel. Top. Quantum Electron. 2, 55-76 (1996).
3. A. V. Mule, E. N. Glytsis, T. K. Gaylord, and J. D. Meindl, "Electrical and optical clock distribution networks for gigascale microprocessors," IEEE Trans. VLSI Syst. 10, 582-594 (2002).
4. A. Naeemi, A. V. Mule, and J. D. Meindl, "Partition length between board-level electrical and optical interconnects," Proc. IEEE Interconnect Technol. Conf. 230-232 (2003).
5. M. B. Venditti, E. Laprise, J. Faucher, P.-O. Laprise, J. E. A. Lugo, and D. V. Plant, "Design and test of an optoelectronic-VLSI chip with 540-element receiver-transmitter arrays using differential optical signaling," IEEE J. Sel. Top. Quantum Electron. 9, 361-379 (2003).
6. L. A. B. Windover, J. N. Simon, S. A. Rosenau, K. S. Giboney, G. M. Flower, L. W. Mirkarimi, A. Grot, B. Law, C.-K. Link, A. Tandon, R. W. Gruhlke, H. Xia, G. Rankin, M. R. T. Tan, and D. W. Dolfi, "Parallel optical interconnects >100 Gbps," J. Lightwave Technol. 22, 2055-2063 (2004).
7. C. Cook, J. E. Cunningham, A. Hargrove, G. Ger, K. W. Goossen, W. Y. Jan, H. H. Kim, R. Krause, M. Manges, M. Morrissey, M. Perinpanayagam, A. Persaud, G. J. Shevchuk, V. Sinyansky, and A. V. Krishnamoorthy, "A 36-channel parallel optical interconnect module based on optoelectronics-on-VLSI technology," IEEE J. Sel. Top. Quantum Electron. 9, 387-399 (2003).
8. G. I. Yayla, P. J. Marchand, and S. C. Esener, "Speed and energy analysis of digital interconnections: comparison of on-chip, off-chip, and free-space technologies," Appl. Opt. 37, 205-227 (1998).
9. A. Levi, "Optical interconnects in systems," Proc. IEEE 88, 750-757 (2000).
10. J. H. Collet, F. Caignet, F. Sellaye, and D. Litaize, "Performance constraints for on-chip optical interconnects," IEEE J. Sel. Top. Quantum Electron. 9, 425-432 (2003).
11. A. J. Martin, M. Nystrom, and P. Penzes, "Et2: a metric for time and energy efficiency of computation," http: //caltechcstr.library.caltech. edu/308/, Chap. 1.
12. A. J. Martin, A. Lines, R. Manohar, M. Nystrom, P. Penzes, R. Southworth, U. Cummings, and T. K. Lee, "The design of an asynchronous MIPS R3000 microprocessor," Proc. Adv. Res. VLSI 164-181 (1997).
13. C. Debaes, A. Bhatnagar, D. Agarwal, R. Chen, G. A. Keeler, N. C. Helman, H. Thienpont, and D. A. Miller, "Receiverless optical clock injection for clock distribution networks," IEEE J. Sel. Top. Quantum Electron. 9, 400-409 (2003).
14. R. Ho, K. W. Mai, and M. A. Horowitz, "The future of wires," Proc. IEEE 89, 490-504 (2001).
15. D. Huang, T. Sze, A. Landin, R. Lytel, and H. L. Davidson, "Optical interconnects: out of the box forever?" IEEE J. Sel. Top. Quantum Electron. 9, 614-623 (2003).
16. S. Wakayama, K. Gotoh, M. Saito, H. Araki, T. Shing Cheung, J. Ogawa, and H. Tamura, "10-ns row cycle DRAM using temporal data storage buffer architecture," in Digest of Technical Papers, Symposium on VLSI Circuits (IEEE, 1998), pp. 12-15.
17. I. Sutherland, B. Sproull, and D. Harris, Logical Effort: Designing Fast CMOS Circuits (Morgan Kauffman, 1999).
18. W. J. Dally and J. W. Poulton, Digital Systems Engineering (Cambridge University, 1998).
19. D. J. Heatley, "Optical receivers," in Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Y. T. Jose E. Franca, ed. (Prentice-Hall, 1994), Chap. 5.
20. V. M. Hietala, K. L. Lear, M. G. Armendariz, C. P. Tigges, H. Q. Hou, and J. C. Zolper, "Electrical characterization and application of very high speed vertical cavity surface emitting lasers," in IEEE MTT-S International Microwave Symposium Digest, Vol. 1 (Institute of Electrical and Electronics Engineers, 1997), pp. 355-358.
21. F. E. Kiamilev and A. V. Krishnamoorthy, "A high-speed 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry," IEEE J. Sel. Top. Quantum Electron. 5, 287-295 (1999).
22. M. Ingels and M. Steyaert, "A 1-gbit/s, 0.7-μm CMOS optical receiver with full rail-to-rail output swing," IEEE J. Solid-State Circuits 34, 971-977 (1999).
23. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design (Addison-Wesley, 1994).
24. M. W. Haney, H. Thienpont, and T. Yoshimura, "Introduction to the issue on optical interconnects," IEEE J. Sel. Top. Quantum Electron. 9, 347-349 (2003).
25. M. Horowitz, "Timing models for MOS circuits," Ph.D. dissertation (Stanford University, 1983), http://mos.stanford.edu/papers/ mh_thesis.pdf.
26. T. Yin, A. Apsel, A. M. Pappu, C. Reungsinpinya, and A. Khimani, "Optical interconnects in commercial BiCMOS," in Optoelectronic Integration in Silicon, D. J. Robbins and G. E. Jabbour, eds., Proc. SPIE 5357, 1-10 (2004).
27. K. Ogata, Modern Control Engineering (Prentice-Hall, 1970).