A state of the art on ADC error compensation methods

Conference Record - IEEE Instrumentation and Measurement Technology Conference

Volumn 1, Issue , 2004, Pages 711-716

  Balestrieri, E ^a   Daponte, P ^a   Rapuano, S ^a  

^a UNIVERSITY OF SANNIO   (Italy)

Author keywords

ADC; Dithering; Error compensation; Look up table; Modeling

Indexed keywords

APPROXIMATION THEORY; ELECTRONIC EQUIPMENT TESTING; ERROR ANALYSIS; ERROR COMPENSATION; ERROR CORRECTION; MATHEMATICAL MODELS; SIGNAL PROCESSING;

DIGITAL SIGNAL PROCESSING SYSTEMS; LOOK-UP TABLE (LUT); QUANTIZATION ERRORS;

ANALOG TO DIGITAL CONVERSION;

EID: 4644252650     PISSN: 10915281     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (60)

1. P.Arpaia, F.Cennamo, P.Daponte, "Metrological characterisation of analog-to-digital converters - a state of the art", Proc. of IEE ADDA-99, Glasgow (UK), pp. 134-144, July 1999.
2. P.Arpaia, P.Daponte, S.Rapuano, "A state of the art on ADC modelling", Computer Standards & Interfaces, vol.26, pp.31-42, 2003.
3. H.Lundin, "Post-correction of analog-to-digital converters", Master Thesis, Royal Institute of Technology, Stockholm, Sweden, 2003.
4. F.H.Irons, "Dynamic characterization and compensation of analog to digital converters", Proc. of IEEE Int. Symp. on Circuits and Systems, vol.3, pp. 1273-1277, 1986.
5. F.H.Irons, D.M.Hummels, S.P.Kennedy, "Improved compensation for analog-to-digital converters", IEEE Trans. on Circuits and Systems, vol.38, No.8, pp.958-961, August 1991.
6. J.Tsimbinos, K.V.Lever, "Improved error-table compensation of A/D converters", IEE Proc. - Circuits, Devices and Systems, vol.144, No.6, pp.343-349, Dec. 1997.
7. th IMEKO TC-4 Workshop on ADC Modelling and Testing, Perugia, Italy, pp. 113-116, Sept. 2003.
8. T.A.Rebold, F.H.Irons, "A phase-plane approach to the compensation of high-speed analog-to-digital converters", Proc. of IEEE Int. Symp. on Circuits and Systems, vol.2, pp.455-458, 1987.
9. B.J.Penney, "Analog to digital converter with second order error correction", US Patent nr. 4985702, Jan. 1991.
10. F.H.Irons, D.M.Hummels, R.W.Cook, "Discrete-time dynamic compensation of analog-to-digital converters", Proc. of IEEE ISCAS 93, pp.1144-1147, May 1993.
11. J.P.Deyst, J.J.Vytal, P.R.Blasche, W.M.Siebert, "Wideband distortion compensation for bipolar flash analog-to-digital converters", Proc. of the 9th IEEE IMTC, Metro New York, NJ, USA. pp. 290-294, 1992.
12. th IEEE Midwest Symp. on Circuits and Systems, vol.2, pp.1473-1476, 1992.
13. A.Baccigalupi, A.Bernieri, C.Liguori, "Error compensation of A/D converters using neural networks", IEEE Trans. on Instrumentation and Measurement, vol.45, No.2, pp.640-644, April 1996.
14. D.I.Bergman, "Dynamic error correction of a digitizer for time domain metrology", Proc. of IMTC 2003, Vail, CO, USA, pp.748-753, May 2003.
15. D.M.Hummels, I.Papantonopoulos, F.Irons, "Characterization of ADCs using a non-iterative procedure", Proc. of IEEE Int. Symp. on Circuits and Systems, vol.2, pp.5-8, 1994.
16. G.A.Friel, F.H.Irons, D.M.Hummels, "Simultaneous compensation of previous sample and slope dependent errors in analog to digital converters", Proc. of ADDA 1999, pp.160-163.
17. J.H.Larrabee, F.H.Irons, D.M.Hummels, "Using sine wave histograms to estimate analog-to-digital converter dynamic error functions", IEEE Trans. on Instrumentation and Measurement, vol.47, No.6, pp. 1448-1456, Dec. 1998.
18. J.Elbornsson, J.E.Eklund, "Histogram based correction of matching errors in subranged ADC", Proc. of ESSCIRC2001, Villach, Austria, pp.552-555, Sept. 2001.
19. U.Eduri, F.Maloberti, "Online calibration of a Nyquist-rate analog-to-digital converter using output code-density histograms", IEEE Trans. on Circuits and Systems I, vol.51, No.1, pp. 15-24, Jan. 2004.
20. H.Lundin, T.Andersson, M.Skoglund, P.Händel, "Analog-to-digital converter error correction using frequency selective tables", RadioVetenskap och Kommunikation (RVK), Stockholm, Sweden, pp.487-490, June 2002.
21. F.H.Irons, T.A.Rebolt, "Characterization of high-frequency analogue-to-digital converters for spectral analysis applications", Project Report AST-2, M.I.T. Lincoln Laboratory, MA, U.S.A., pp.48-67, Nov. 1986.
22. J.Blair, "Selecting test frequencies for two-tone phase-plane analysis of ADCs", IEEE Trans. on Instrumentation and Measurement, vol.51, No.5, pp.976-979, Oct. 2002.
23. S.Acunto, P.Arpaia, D.M.Hummels, F.H.Irons, "A new bidimensional histogram for the dynamic characterization of ADCs", IEEE Trans. on Instrumentation and Measurement, vol.52. No.1, pp.38-45, Feb. 2003.
24. C.L.Monteiro, P.Arpaia, A.C.Serra, "Dual tone analysis for phase-plane coverage in ADC metrological characterization", Proc. of IMTC 2003, Vail, CO, USA, pp.1334-1339, May 2003.
25. J.Tsimbinos, A.Beaumont-Smith, C.C.Lim, W.Marwood, "Results of A/D converter compensation with a VLSI chip", Proc. of IDC 2002, Adelaide, pp.289-94, Feb. 2002.
26. th IMEKO TC-4 EuroWorkshop on ADC Modelling and Testing, Wien (Austria), vol.X, pp.45-50, Sept. 2000.
27. M.F.Wagdy, "Simulation results on A/D converter dithering", Proc. of IEEE IMTC 1998, vol.1, pp. 78-83, May 1998.
28. P.Carbone, D.Petri, "Performance of stochastic and deterministic dithered quantizers", IEEE Trans. on Instrumentation and Measurement, vol.49, No.2, pp.337-340, April 2000.
29. M.T.Abuelma'atti, "Harmonic and intermodulation performance of analogue-to-digital converters with multibit errors and additive dither", ZEE Proc. - Science, Measurement and Technology, vol.149, No.3, pp.127-137, May 2002.
30. R.A.Wannamaker, S.P.Lipshitz, J.Vanderkooy, J.Nelson Wright, "A theory of nonsubtractive dither", IEEE Trans. on Signal Processing, vol.48, No.2, pp.499-516, Feb. 2000.
31. nd IMEKO TC-4 Workshop on ADC Modelling and Testing, Tampere, Finland, vol.IVB, pp.287-290, June 1997.
32. J.Holub, "A novel low-cost dithering application for ADC in single-chip microcontroller", Proc. of Internet Virtual Workshop Dithering in Measurement: Theory and Applications, pp.29-33, 1998.
33. rd IMEKO TC-4 Workshop on ADC Modelling and Testing, Naples, Italy, pp.377-379, 1998.
34. C.J.Kikkert, A.Bigdeli, "Reducing distortion in microwave analogue to digital converters", Proc. of 2000 Asia Pacific Microwave Conference, Sydney, Australia, Paper number 264, vol.1, pp.457-460, Dec. 2000.
35. F.Adamo, G.Andria, F.Attivissimo, N.Giaquinto, "Linearization of A/D converters by dither and Chebyshev polynomials", Measurement, vol.35, No.2, pp. 123-130, March 2004.
36. th IMEKO TC-4 EuroWorkshop on ADC Modelling and Testing, Wien (Austria), vol.X, pp.171-176, Sept. 2000.
37. th IMEKO TC-4 Workshop on Modelling and Testing, Prague, Czech Rep., pp. 147-150, June 2002.
38. th IMEKO TC-4 EuroWorkshop on ADC Modelling and Testing, Wien (Austria), vol.X, pp.33-38, Sept. 2000.
39. th IMEKO TC4 Workshop on ADC Modelling and Testing, Perugia, Italy, pp.235-238, Sept. 2003.
40. J.Tsimbinos, K.V.Lever, "Applications of higher order statistics to modeling, identification and cancellation of nonlinear distortion in high-speed samplers and analogue-to-digital converters using the Volterra and Wiener models", Proc. of IEEE Signal Processing Workshop on Higher-Order Statistics, pp.379-383, June 1993.
41. P.Mikulik, J.Saliga, "Volterra filtering for integrating ADC error correction, based on an a priori error model", IEEE Trans. on Instrumentation and Measurement, vol.51, No.4, pp.870-875, August 2002.
42. P.Arpaia, P.Daponte, L.Michaeli, "A dynamic error model for integrating analog-to-digital converters", Measurement, vol.25, pp.255-264, 1999.
43. U.Eduri, F.Maloberti, "On-line digital correction of the harmonic distortion in analog-to-digital converters", Proc. of ICECS, vol.2, pp.837-840, Sept. 2001.
44. P.Arpaia, P.Daponte, L.Michaeli, "An analytical a-priori approach to phase plane modeling of SAR A/D converters", IEEE Trans. on Instrumentation and Measurement, vol.47, No.4, pp.849-857, August 1998.
45. P.Arpaia, L.Michaeli, S.Rapuano, "Compensation of intrinsic nonlinearity of SAR ADCs", Proc. of IMTC/2002, Anchorage, AK, USA, vol.1, pp.725-730, May 2002.
46. E.Fogleman, I.Galton, "A dynamic element matching technique for reduced-distortion multibit quantization in delta-sigma ADCs", IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing, vol.48, No.2, pp. 158-170, Feb. 2001.
47. L.R.Carley, "A noise-shaping coder topology for 15+ bit converters", J. Solid-State Circuits, SC-24, (4), pp.267-273, 1989.
48. R.T.Baird, T.S.Fiez, "Improved delta-sigma DAC linearity using data weighted averaging", Proc. IEEE Int. Symp. Circuits Systems, pp.13-16, 1995.
49. U.Moon, J.Silva, J.Steensgaard, G.C.Temes, "A switched-capacitor DAC with analog mismatch correction", Proc. of ISCAS 2000, Geneva, vol.4, pp.421-424, May 2000.
50. C.Petrie, M.Miller, "A background calibration technique for multibit delta-sigma modulators", Proc. IEEE Int. Symp. Circuits Systems, pp.29-32, 2000.
51. X.Wang, P.Kiss, U.Moon, J.Steensgaard, G.C.Temes, "Digital estimation and correction of DAC errors in multibit delta-sigma ADCs", IEE Electronics Letters, 37, (7), pp.414-415, 2001.
52. th IMEKO TC-4 Workshop on Modelling and Testing, Prague, Czech Rep., pp.39-42, June 2002.
53. Un-Ku Moon, B.S.Song, "Background digital calibration techniques for pipelined ADCs", IEEE Trans. on Circuits and Systems-II, vol.44, No.2, pp. 102-109, Feb. 1997.
54. J.Ingino, B.Wooley, "A continuously calibrated 12-b, 10-ms/s, 3.3-V A/D converter", IEEE JSSC, vol.33, No.12, pp. 1920-1931, Dec. 1998.
55. S.Sonkusale, J.Van der Spiegel "Mixed-signal calibration of pipelined analog-to-digital converters", Proc. of IEEE Int. Systems-on-chip, SOC 2003, pp.327-330, Sept. 2003.
56. Y.Chiu, C.W.Tsang, B.Nikolic, "Least mean square adaptive digital background calibration of pipelined analog-to-digital converters", IEEE Trans. on Circuits and Systems-1, vol.51, No. 1, pp.38-46, Jan. 2004.
57. K.Sockalingam, "Error compensation in pipelined A/D converters", An abstract of the Thesis presented in partial fulfillment of the requirements for the Degree of Master of Science (in Electrical Engineering), The University of Maine, August 2002.
58. th IMEKO TC4 Workshop on ADC Modelling and Testing, Perugia, Italy, pp.81-84, Sept. 2003.
59. th IMEKO TC4 Workshop on ADC Modelling and Testing, Perugia, Italy, pp.17-20, Sept. 2003.
60. P.Arpaia, F.Cennamo, P.Daponte, "An error correction technique for scan conversion-based transient digitizers", IEEE Trans. on Instrumentation and Measurement, vol.48, N.4, pp.85-792, August 1999.