An all-digital A/D converter for fast conversion with 4-TAD parallel construction using moving-average filtering

Proceedings of the 8th International Workshop on ADC Modelling and Testing, IWADC 2003

Volumn , Issue , 2003, Pages

  Watanabe, Takamoto ^a   Nakamura, Mitsuo ^a   Masuda, Sumio ^b  

^a DENSO CORPORATION   (Japan)

^b Jeco Co   (Japan)

Author keywords

ADC; All digital; Moving average

Indexed keywords

DATA HANDLING; DELAY CIRCUITS; DIGITAL FILTERS; LOW PASS FILTERS;

ALL DIGITAL; FREQUENCY COUNTERS; HIGH-FREQUENCY NOISE; MOVING AVERAGES; NON-LINEARITY ERRORS; OPERATING PRINCIPLES; PARALLEL CONSTRUCTION; PROCESS TECHNOLOGIES;

ANALOG TO DIGITAL CONVERSION;

EID: 85084020582     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. T. Watanabe, T. Mizuno, Y. Makino, “An all-digital analog-to-digital converter with 12-pV/LSB using moving-average filtering,” IEEE Journal of Solid-State Circuits, vol. 38, no. 1, pp. 120-125, Jan. 2003.
2. P. Scholtens, M. Vertregt, “A 6b 1.6GSample/s flash ADC in 0.18pm CMOS using averaging termination,” in ISSCC Digest o f Technical Papers, pp. 168-169, Feb. 2002.
3. K. Sushihara, A. Matsuzawa, “A 7b 450MSample/s 50mW CMOS ADC in 0.3mm2,” in ISSCC Digest of TechnicalPapers, pp. 170-171, Feb. 2002.
4. S. M. Jamal, D. Fu, P. J. Hurst, S. H. Lewis, “A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration,” in ISSCC Digest o f Technical Papers, pp. 172-173, Feb. 2002.
5. D. Miyazaki, M. Furuta, S. Kawahito, “A 16mW 30MSample/s 10b pipelined A/D converter using a pseudo-differential architecture,” in ISSCC Digest o f Technical Papers, pp. 174-175, Feb. 2002.
6. T. Kuroda, T. Sakurai, “Overview of low-power ULSI circuit techniques,” IEICE Trans. Electron., vol. E78-C, no. 4, April 1995, pp. 334-344.
7. T. Watanabe, Y. Makino, Y. Ohtsuka, S. Akita, T. Hattori, “A CMOS time-to-digital converter LSI with half-nanosecond resolution using a ring gate delay line,” IEICE Trans. Electron., vol. E76-C, no. 12, pp. 1774-1779, Dec. 1993.
8. S. Yamauchi, T. Watanabe, “Ring oscillator and pulse phase difference encoding circuit,” U.S. Patent 5 416 444, May 16, 1995.
9. T. Watanabe, S. Agatsuma, H. Isomura, Y. Ohtsuka, S. Akita, T. Hattori, “Development of a time-to-digital converter IC for laser radar,” JSAE Review, vol. 19, no. 2, pp. 161-165, April 1998.
10. T. Watanabe, Y. Ohtsuka, S. Akita, T. Hattori, S. Agatsuma, H. Isomura, “A time A-D converter LSI for accurate measurement of multitime-interval by digital processing”, Electronics and Communications in Japan, vol. 79, no. 2, Feb. 1996, pp. 98-108.
11. T. Watanabe, Y. Ohtsuka, T. Hattori “Analog-to-11] digital conversion circuit having a pulse circulating portion,” U.S. Patent 5 396 247, March 7, 1995.