Adaptive methods to minimize decompression overhead for compressed on-chip caches

International Journal of Computers and Applications

Volumn 25, Issue 2, 2003, Pages 98-105

  Lee, Jang Soo ^a   Hong, Won Kee ^a   Kim, Shin Dug ^a  

^a Yonsei University   (South Korea)

Author keywords

Compressed memory system; Compression algorithm; Data compression; Memory performance evaluation

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; DATA COMPRESSION; MICROPROCESSOR CHIPS;

COMPRESSED MEMORY SYSTEMS;

CACHE MEMORY;

EID: 0037265514     PISSN: 1206212X     EISSN: None     Source Type: Journal    
DOI: 10.1080/1206212X.2003.11441690     Document Type: Article

References (13)

1. D. Burger, J.R. Goodman, & A. Kagi, Memory bandwidth limitations of future microprocessors, Proc. of the 23rd Annual International Symp. on Computer Architecture, Philadelphia, USA, May 1996, 79-90.
2. T.A. Welch, A technique for high-performance data compression, IEEE Computer, 17(6), 1984, 8-18.
3. J. Ziv & A. Lempel, A universal algorithm for sequential data compression. IEEE Transaction on Information Theory, 23(3), 1997, 337-343.
4. E.A. Kusse & A.J. Isles, On the fly cache compression and decompression, http://infopad.cecs.berkeley.edu/̃ekusse/, CS 252 Project, Department of Computer Science, University of California, Berkeley, 1996.
5. S. Bunton & G. Borriello, Practical dictionary management for hardware data compression, Communications of the ACM, 35(1), 1992, 95-104.
6. S. Jones, 100Mbit/s adaptive data compressor design using selectively shiftable content-addressable memory, Proc. of the Institution of Electrical Engineers, 139(4), 498-502.
7. M. Kjelso, M. Gooch, & S. Jones, Design and performance of a main memory hardware data compressor, IEEE Computer Society, Prague, September 1996, 422-430.
8. M. Kjelso, M. Gooch, & S. Jones, Empirical study of memory-data: Characteristic and compressibility, IEE Computers and Digital Techniques, 145(1), 1998, 63-67.
9. F. Douglis, The compression cache: Using on-line compression to extend physical memory, Proc. of the Winter USENIX Conf., San Diego, CA, January 1993, 519-529.
10. K. Dao, Compressed DRAM: Using hardware compression to increase effective main memory, http://www.cs.berkeley. edu/̃pattrsn/252F96/index.html, CS 252 Project, Department of Computer Science, University of California, Berkeley, 1996.
11. M. Kjelso, M. Gooch, & S. Jones, Performance evaluation of computer architectures with main memory data compression, Journal of Systems Architecture, 45, 1999, 571-590.
12. M. Kjelso & S. Jones, Memory management in flash-memory disks with data compression, International Workshop, IWMM '95, Kinross, UK, September 1995, 399-413.
13. J.S. Lee, W.K. Hong, & S.D Kim, Design and evaluation of a selective compressed memory system, International Conf. on Computer Design, Texas, USA, October 1999, 184-191.