Hardware-assisted data compression for energy minimization in systems with embedded processors

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 449-454

  Benini, Luca ^a   Bruni, Davide ^a   Macii, Alberto ^b   Macii, Enrico ^b  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK PROGRAMS; COMPRESSION ALGORITHMS; COMPRESSION METHODS; EFFICIENT ARCHITECTURE; EMBEDDED PROCESSORS; ENERGY MINIMIZATION; HARDWARE-ASSISTED; REDUCING ENERGY CONSUMPTION;

DATA COMPRESSION; EMBEDDED SYSTEMS; ENERGY UTILIZATION; EXHIBITIONS; HARDWARE;

CACHE MEMORY;

EID: 35248846809     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998312     Document Type: Conference Paper

References (15)

1. S. Bunton, G. Borriello, "Practical Dictionary Management for Hardware Data Compression," Comm. of the ACM, Vol. 35, No. 1, pp. 95-104, 1992.
2. B. Abali, et al., "Performance of Hardware Compressed Main Memory," HP Journal, pp. 73-81, 2001.
3. J.-S. Lee, W.-K. Hong, S.-D. Kim, \Design and Evaluation of a Selective Compressed Memory System," ICCD-99, 1999.
4. S. Arramreddy, et al., "IBM X-Press Memory Compression Technol-ogy Debuts in a ServerWoks NorthBridge," HOT Chips 12 Symposium, 2000.
5. H. Lekatsas, J. Henkel, W. Wolf, "Code Compression for Low Power Embedded Systems," DAC-37, pp. 294-299, 2000.
6. L. Benini, A. Macii, A. Nannarelli, Cached-Code Compression for Energy Minimization in Embedded Processors," ISLPED-01, pp. 322-327, 2001.
7. Y. Yoshida, B.-Y. Song, H. Okuhata, T. Onoye, I. Shirakawa, \An Object Code Compression Approach to Embedded Processors," ISLPED-97, pp. 265-268, 1997.
8. L. Benini, A. Macii, E. Macii, M. Poncino, "Selective Instruction Compression for Memory Energy Reduction in Embedded Systems," ISLPED-99, pp. 206-211, 1999.
9. D. C. Burger, T. M. Austin, S. Bennett, \Evaluating Future Micro-processors { The Simplescaler Toolset," Tech. Rep. 1342, Univ. of Wisconsin, CS Dept., 1997.
10. J. Ziv, A. Lempel, \A Universal Algorithm for Sequential Data Compression," IEEE Trans. on Information Theory, Vol. 23, No. 3, pp. 337-343, 1977.
11. J. A. Storer, Data Compression: Methods and Theory, Computer Science Press, 1988.
12. I. Witten, R. Neal, J. Cleary, "Arithmetic Coding for Data Com-pression", Comm. of the ACM, Vol. 30, No. 6, pp. 520-540, 1987.
13. J. Davis II, et al., Overview of the Ptolemy Project, Tech. Rep. UCB/ERL No. M99/37, Univ. of California, Dept. of EECS, 1999.
14. D. Brooks, V. Tiwari, M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimization," ISCA-00, 2000.
15. S. Manne, A. Klauser, D. Grunwald, F. Somenzi, Low-Power TLB Design for High-Performance Microprocessors, Technical Report, Dept. of ECE, Univ. of Colorado, 1997.