Transaction monitoring in networks on chip: The on-chip run-time perspective

Industrial Embedded Systems - IES'2006

Volumn , Issue , 2006, Pages

  Ciordas, Calin ^a   Goossens, Kees ^b   Basten, Twan ^a   Radulescu, Andrei ^b   Boon, Andre ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTION LEVELS; AREA COST; EXPERIMENTAL SET UPS; MONITOR (CO); MULTIPROCESSOR SYSTEMS-ON-CHIP (MPSOC); NETWORKS ON CHIP (NOCS); ON CHIPS; RUN TIME; RUN TIME ANALYSIS; TRANSACTION LEVEL; TRANSPORT DATA;

ABSTRACTING; COMPUTER PROGRAMMING LANGUAGES; ELECTRIC NETWORK TOPOLOGY; INTEGRATED CIRCUITS; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; MONITORING; ROUTERS;

EMBEDDED SYSTEMS;

EID: 46149123009     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IES.2006.357464     Document Type: Conference Paper

References (22)

1. ARM. Coresight. http://www.arm.com/products/solutions/CoreSight. html.
2. ARM. Embedded Trace Macrocell. www.arm.com, 2002.
3. L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70-80, 2002.
4. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. QNoC: QoS architecture and design process for network on chip. Journal of Systems Architecture, 50(2-3): 105-128, Feb. 2004. Special issue on Networks on Chip.
5. C. Ciordas, T. Basten, A. Rǎdulescu, K. Goossens, and J. van Meerbergen. An event-based monitoring service for networks on chip. ACM Transactions on Design Automation of Electronic Systems, 10(4):702-723, Oct. 2005. HLDVT'04 Special Issue on Validation of Large Systems.
6. C. Ciordas, K. Goossens, A. Rǎdulescu, and T. Basten. NoC monitoring: Impact on the design flow. In Proc. Int'l Symposium on Circuits and Systems (ISCAS), pages 1981-1984, May 2006, IEEE 2006.
7. C. Ciordas, A. Hansson, K. Goossens, and T. Basten. A monitoring-aware NoC design flow. In Proc. Euromicro Symposium on Digital System Design, Aug. 2006, IEEE 2006.
8. W. J. Dally and B. Towles. Route packets, not wires: onchip interconnection networks. In Proc. Design Automation Conference (DAC), pages 684-689, 2001, ACM 2001.
9. S. González Pestana, E. Rijpkema, A. Rǎdulescu, K. Goossens, and O. P. Gangwal. Cost-performance tradeoffs in networks on chip: A simulation-based approach. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pages 764-769, Feb. 2004, IEEE 2004.
10. K. Goossens, J. Dielissen, O. P. Gangwal, S. González Pestana, A. Rǎdulescu, and E. Rijpkema. A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pages 1182-1187, Mar. 2005, IEEE 2005.
11. K. Goossens, J. Dielissen, and A. Rǎdulescu. The Æthereal network on chip: Concepts, architectures, and implementations. IEEE Design and Test of Computers, 22(5):21-31, Sept-Oct 2005.
12. P. Guerrier and A. Greiner. A generic architecture for onchip packet-switched interconnections. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pages 250-256, 2000, IEEE 2000.
13. F. Karim, A. Nguyen, and S. Dey. An interconnect architecture for networking systems on chips. IEEE Micro, 22(5):36-45, Sept. 2002.
14. S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A. Hemani. A network on chip architecture and design methodology. In Proc. Symposium on VLSI, pages 117-124, 2002, IEEE 2002.
15. R. Leatherman and N. Stollon. An embedded debugging architecture for socs. IEEE Potentials, 24(1): 12-16, Feb-March 2005.
16. M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch. The Nostrum backbone - a communication protocol stack for networks on chip. In Proc. Int'l Conference on VLSI Design, pages 693-696, 2004, IEEE 2004.
17. A. Moonen, R. van den Berg, M. Bekooij, H. Bhullar, and J. van Meerbergen. A multi-core architecture for in-car digital entertainment. In Proc. of CSPx Conference, 2005.
18. S. Murali and G. De Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pages 896-901, 2004, IEEE 2004.
19. V. Nollet, T. Marescaux, P. Avasare, D. Verkest, and J.-Y. Mignolet. Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pages 234-239, Mar. 2005, IEEE 2005.
20. V. Nollet, T. Marescaux, and D. Verkest. Operating-system controlled network on chip. In Proc. Design Automation Conference (DAC), pages 256-259, June 2005, ACM 2005.
21. First Silicon. BusNavigator. http://www.fs2.com/busnavigator.html.
22. B. Vermeulen, J. Dielissen, K. Goossens, and C. Ciordas. Bringing communication networks on chip: Test and verification implications. IEEE Communications Magazine, 41(9):74-81, Sept. 2003.