Embedded SRAM design in deep deep submicron technologies

ESSCIRC 2007 - Proceedings of the 33rd European Solid-State Circuits Conference

Volumn , Issue , 2007, Pages 384-391

  Dehaene, W ^a   Cosemans, S ^a   Vignon, A ^a   Catthoor, F ^a,b   Geens, P ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

^b Imec ^*  (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL DESIGN; CMOS INTEGRATED CIRCUITS; DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; ENERGY POLICY; ENERGY RESOURCES; INTEGRATED CIRCUIT MANUFACTURE; JITTER; MECHANICS; MICROPROCESSOR CHIPS; MULTITASKING; NETWORKS (CIRCUITS); PAPER; TECHNOLOGY;

CIRCUIT ARCHITECTURES; CIRCUIT DESIGNS; CIRCUIT TECHNIQUES; DEEP SUB MICRON (DSM) TECHNOLOGIES; DEEP SUB-MICRON (DSM); DOMINATING FACTORS; EMBEDDED SRAM (E-SRAM); ENERGY CONSUMPTION; ENERGY CONSUMPTION.; EUROPEAN; LARGE AREAS; PERFORMANCE DESIGN; SOLID-STATE CIRCUITS CONFERENCE; SRAM CELLS; STATIC RAM; SYSTEMS ON CHIP (SOC);

STATIC RANDOM ACCESS STORAGE;

EID: 44849117344     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2007.4430324     Document Type: Conference Paper

References (22)

1. Roy K., Mukhopadhyay S., Mahmoodi-meimand H., "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits", Proceedings of the IEEE, Vol. 91, no. 2, pp. 305-327, February, 2003.
2. B. Cheng, S. Roy, G. Roy, A. Brown, A. Asenov, "Impact of Random Dopant Fluctuation on Bulk CMOS 6-T SRAM Scaling", ESSDERC Proceedings,pp258-261, Sept 2006.
3. E. Seevinck, F.J. List, J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells, " J. Solid-State Circuits, vol. 22, Oct. 1987 , pp748-754.
4. E. Grossar, M. Stucchi, K. Maex, W. Dehaene, "Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies" Solid-State Circuits, J. Solid-State Circuits, vol. 41, Nov. 2006.
5. L. Chang et al. , "Stable SRAM Cell Design for the 32nm Node and Beyond.", Symposium on VLSI Dig. Tech. Papers, 2005.
6. [6]K. Takeda et al, "A read-SNM free SRAM cell for low-Vdd and High-Speed Applications." IEEE J. Solid-State Circuits, vol. 41, January 2006.
7. K. Nada, K. Matsui, K. Takeda, N. Nakamura, "A Loadless CMOS Four-Transistor SRAM Cell in a 0.18-μm Logic Technology," IEEE Trans. on elec. Devices, Vol 48, Dec. 2001
8. N. Verma, P. Anantha, P. Chandrakasan, "A 65nm 8T Sub-Vt SRAM Employing Sense Amplifier Redundancy" ISSCC Dig Tech. Papers, pp 328-329, Feb 2007.
9. S. Cosemans, W. Dehaene, F. Catthoor, "A Low Power Embedded SRAM for Wireless Applications," IEEE J. Solid-State Circuits, vol 43, July 2007. (accepted for publication)
10. A. Karandikar, K. Parhi, "Low Power SRAM Design using Hierarchical Divided Bit-Line Approach" ICCD 1998.
11. Byung-Do Yang, Lee-Sup Kim, "A Low-Power SRAM Using Hierarchical Bit Line and Local Sense Amplifiers," IEEE J. Solid-State Circuits, vol. 40, June 2005.
12. S. Cosemans, W. Dehaene, F. Catthoor, "A Low Power Embedded SRAM for Wireless Applications," in Proc. European Solid-State Circuits Conference, 2006, pp. 291 - 294.
13. K.W. Mai, T. Mori, B.S. Amrutur, R. Ho, B. Wilburn, M.A. Horowitz, I.∼Fukushi, T. Izawa, S. Mitarai, "Low-power SRAM design using half-swing pulse-mode techniques," IEEE J. Solid-State Circuits, Volume 33, Issue 11, Nov. 1998, pp. 1659-1671
14. Geens P., Dehaene W., "A noise margin monitor for SRAMs", proceedings ICMTD, pp. 169-176, may, 2007.
15. Rusu S., "Circuit technologies for multi-core processor design", isscc microprocessor forum, 2006.
16. P. Geens, W. dehaene, "A small Granullar controlled leakage reduction system for SRAMs " IEEE J Solid State Elec., 49;(5):1776-1782.
17. K. Nii, Y. Tsukamoto, T. Yoshizawa, S. Imaoka, Y. Tamagami, T. Suzuki, et al. "A 90nm low-power 32-kB embedded SRAM with gate leakage suppression circuit for mobile applications." IEEE J Solid State Circ., 2004;39(4):684-93.
18. N. Kim et al., "Circuit and microarchitectural techniques for reducing cache leakage power. " IEEE Trans. VLSI 2004; 12(2): 167-84.
19. K. Zhang et al., "SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction." IEEE J Solid State Circ., 2005;40(4):895-901 .
20. Y. Wang et al., "A 1.1 GHz 12uA/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction For Mobile Applications.", ISSCC Dig. Tech. Papers, pp. 322-323, Feb. 2007.
21. H.Wang, M.Miranda, A.Papanikolaou, F.Catthoor, "Impact of deep submicron process variation effects in SRAM design", Proc. 8 Design and Test in Europe Conf (DATE), Munich, Germany, pp.914-919 March 2005.
22. Nakagome Y., Horiguchi M. Kawahara T., Itoh K., "Review and future prospects of low-voltage RAM circuits", IBM J. RES & DEV, Vol. 47, no. 5/6, pp. 525-552, September, 2003.