A low-power embedded SRAM for wireless applications

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 7, 2007, Pages 1607-1617

  Cosemans, Stefan ^a,b   Dehaene, Wim ^a,b   Catthoor, Francky ^a,b,c  

^a IEEE   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c IMEC   (Belgium)

Author keywords

Embedded memory; Low power; SRAM

Indexed keywords

LOW POWER;

ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; FABRICATION; MOBILE COMPUTING;

STATIC RANDOM ACCESS STORAGE;

EID: 34347226224     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.896693     Document Type: Conference Paper

References (17)

1. P. Op de Beeck, C. Ghez, E. Brockmeyer, M. Miranda, F. Catthoor, and G. Deconinck, "Background data organisation for the low-power implementation in real-time of a digital audio broadcast receiver on a SIMD processor," in Proc. Conf. Design, Automation and Test in Europe (DATE), 2003, pp. 1144-1145.
2. E. Brockmeyer, L. Nachtergaele, F. Catthoor, J. Bormans, and H. De Man, "Low power memory storage and transfer organization for the MPEG-4 full PEL motion estimation on a multimedia processor," IEEE Trans. Multimedia, vol. 1, no. 2, pp. 202-216, Jun. 1999.
3. G. Gielen and W. Dehaene, "Analog and digital circuit design in 65 nm CMOS : End of the road?," in Proc. Design, Automation and Test in Europe (DATE), 2005, pp. 37-42.
4. F. R. Saliba, H. Kawaguchi, and T. Sakurai, "Experimental verification of row-by-row variable VDD scheme reducing 95% active leakage power of SRAMs," in Symp. VLSI Circuits Dig. Tech. Papers, 2005, pp. 162-165.
5. P. Geens and W. Dehaene, "A small granular controlled leakage reductions system for SRAMs," J. Solid-State Electron., vol. 49, pp. 1776-1782, Nov. 2005.
6. M. J. M. Pelgrom, A. C. J Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.
7. A. Karandikar and K. K. Parhi, "Low power SRAM design using hierarchical divided bit-line approach," in Proc. Int. Conf. Computer Design: VLSI in Computers and Processors, 1998, pp. 82-88.
8. K. Takeda, Y. Hagihara, Y. Aimoto, M. Nomura, Y. Nakazawa, T. Ishii, and H. Kobatake, "A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 113-121, Jan. 2006.
9. J. Silberman, N. Aoki, D. Boerstler, J. L. Burns, S. Dhong, A. Essbaum, U. Ghoshal, D. Heidel, P. Hofstee, K. T. Lee, D. Meltzer, H. Ngo, K. Nowka, S. Posluszny, O. Takahashi, I. Vo, and B. Zoric, "A 1.0-GHz single-issue 64-bit PowerPC integer processor," IEEE J. Solid-State Circuits, vol. 33, no. 11, pp. 1600-1608, Nov. 1998.
10. E. Seevinck, F. J. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 748-754, Oct. 1987.
11. C. Wann, R. Wong, D. J. Frank, R. Mann, K. Shang-Bin, P. Croce, D. Lea, D. Hoyniak, L. Yoo-Mi, J. Toomey, M. Weybright, and J. Sudijono, "SRAM cell design for stability methodology," in Proc. IEEE Int. Symp. VLSI-TSA, Apr. 2005, pp. 21-22.
12. E. Grossar, M. Stucchi, K. Maex, and W. Dehaene, "Read stability and write-ability analysis of SRAM cells for nanometer technologies," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2577-2588, Nov. 2006.
13. R. V. Joshi, S. Mukhopadhyay, D. W. Plass, Y. H. Chan, C. Ching-Te, and A. Devgan, "Variability analysis for sub-100 nm PD/SOI CMOS SRAM cell," in Proc. European Solid-State Circuits Conf. (ESSCIRC), Sep. 2004, pp. 211-214.
14. L. Chang, D. M. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, R. K. Montoye, L. Sekaric, S. J. McNab, A. W. Topol, C. D. Adams, K. W. Guarini, and W. Haensch, "Stable SRAM cell design for the 32 nm node and beyond," in Symp. VLSI Technology Dig. Tech. Papers, 2005, pp. 128-129.
15. Y. Chang and F. Lai, "Dynamic zero-sensitivity scheme for low-power cache memories," IEEE Micro, vol. 25, no. 4, pp. 20-32, Jul.-Aug. 2005.
16. B. D.Yang and L. S. Kim, "A low-power SRAM using hierarchical bit line and local sense amplifiers," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1366-1376, Jun. 2005.
17. K. W. Mai, T. Mori, B. S. Amrutur, R. Ho, B. Wilburn, M. A. Horowitz, I. Fukushi, T. Izawa, and S. Mitarai, "Low-power SRAM design using half-swing pulse-mode techniques," IEEE J. Solid-State Circuits, vol. 33, no. 11, pp. 1366-1376, Nov. 1998.