Bridging fault test method with adaptive power management awareness

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 27, Issue 6, 2008, Pages 1117-1127

  Khursheed, Sagib ^b   Ingelsson, Urban ^a,b   Rosinger, Paul ^b   Al Hashimi, Bashir M ^a,b   Harrod, Peter ^a,c  

^a IEEE

^b UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

^c ARM LTD   (United Kingdom)

Author keywords

Adaptive power management (APM); Resistive bridging faults (RBFs); Test generation; Test points

Indexed keywords

ELECTRIC BATTERIES; ELECTRIC POTENTIAL; FAILURE ANALYSIS; INTEGRATED CIRCUITS;

ADAPTIVE POWER MANAGEMENT (APM); RESISTIVE BRIDGING FAULTS (RBF); TEST POINTS;

ELECTRIC POWER UTILIZATION;

EID: 44149090079     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2008.923247     Document Type: Article

References (19)

1. M. T. Schmitz, B. M. Al-Hashimi, and P. Eies, System-Level Design Techniques for Energy-Efficient Embedded Systems. Norwell, MA: Kluwer, 2004.
2. S. M. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in Proc. ICCAD, San. Jose, CA, Nov. 2002, pp. 721-725.
3. Intel: PXA270 Processor Datasheet, Nov. 2007. [Online]. Available: http://www.phytec.com/pdf/datasheets/PX.A270_DS.pdf
4. M. Renovell, P. Huc, and Y. Bertrand, "Bridging fault coverage improvement by power supply control," in Proc. VTS, Apr. 1996, pp. 338-343.
5. Y. Liao and D. M. H. Walker, "Fault coverage analysis for physically-based CMOS bridging faults at different power supply voltages," in Proc. ITC, Oct. 1996, pp. 767-775.
6. V. R. Sar-Dessai and D. M. H. Walker, "Resistive bridge fault modeling, simulation and test generation," in Proc. ITC, Atlantic City, NJ, Sep. 1999, pp. 596-605.
7. B. Kruseman, S. van den Oetelaar, and J. Ruis, "Comparison of IDDQ testing and very-low voltage testing," in Proc. ITC, Oct. 2002, pp. 964-973.
8. P. Engelke, I. Polian, M. Renovell, B. Seshadri, and B. Becker, "The pros and cons of very-low-voltage testing: An analysis based on resistive bridging faults," in Proc. VTS, Apr. 2004, pp. 171-178.
9. P. Engelke, I. Polian, M. Renovell, and B. Becker, "Simulating resistive bridging and stuck-at faults," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 10, pp. 2181-2192, Oct. 2006.
10. M. Renovell, F. Azais, and Y. Bertrand, "Detection of defects using fault model oriented test sequences," J. Electron. Test.: Theory Appl., vol. 14, no. 1/2, pp. 13-22, Feb. 1999.
11. T. Maeda and K. Kinoshita, "Precise test generation for resistive bridging faults of CMOS combinational circuits," in Proc. IEEE ITC, Oct. 2000, pp. 510-519.
12. G. Chen, S. Reddy, I. Pomeranz, J. Rajski, P. Engelke, and B. Becker, "An unified fault model and test generation procedure for interconnect open and bridges," in Proc. IEEE ETS, May 2005, pp. 22-27.
13. P. Engelke, I. Polian, M. Renovell, and B. Becker, "Automatic test pattern generation for resistive bridging faults," J. Electron. Test.: Theory Appl., vol. 22, no. 1, pp. 61-69, Feb. 2006.
14. T. Shinogi, T. Kanbayashi, T. Yoshikawa, S. Tsuruoka, and T. Hayashi, "Faulty resistance sectioning technique for resistive bridging fault ATPG systems," in Proc. ATS, Kyoto, Japan, Nov. 2001, pp. 76-81.
15. zChaff Boolean Satisfiability Problem Solver, Mar. 2007. [Online]. Available: http://www.princeton.edu/~chaff/zchaff.html
16. N. A. Touba and E. J. McCluskey, "Pseudo-random, pattern testing of bridging faults," in Proc. IEEEICCD, Oct. 1997, pp. 54-60.
17. M. Geuzebroek, J. T. Van der Linden, and A. J. Van de Goor, "Test point insertion for compact test sets," in Proc. IEEE ITC, Oct. 2000, pp. 292-301.
18. N. A. Touba and E. J. McCluskey, "Test point insertion based on path, tracing," in Proc. IEEE VTS, Apr. 1996, pp. 2-8.
19. TPI: Experimental Data, Nov. 2007. [Online]. Available: http://users.ecs.soton.ac.uk/ssk06r/data/TPI.tgz