Low power design of precomputation-based content-addressable memory

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 3, 2008, Pages 331-335

  Ruan, Shanq Jang ^a   Wu, Chi Yu ^a   Hsieh, Jui Yuan ^a  

^a NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

Content addressable memory (CAM); Low power; Pre computation

Indexed keywords

COMPUTATION THEORY; DATABASE SYSTEMS; PARALLEL PROCESSING SYSTEMS; SEARCH ENGINES;

ASSOCIATIVE COMPUTING; PRE-COMPUTATION;

ASSOCIATIVE STORAGE;

EID: 39749103465     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.915514     Document Type: Article

References (14)

1. K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: A tutorial and survey." IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 712-727, Mar. 2006.
2. H. Miyatake, M. Tanaka, and Y. Mori, "A design for high-speed-low power CMOS fully parallel content-addressable memory macros." IEEE J. Solid-State Circuits, vol. 36. no. 6, pp. 956-968, Jun. 2001.
3. I. Arsovski, T. Chandler, and A. Sheikholeslami, "A ternary content-addressable memory (TCAM) based on 4T static storage and including a current-race sensing scheme," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 155-158, Jan. 2003.
4. I. Arsovski and A. Sheikholeslami, "A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories." IEEE J. Solid-State Circuits, vol. 38. no. 11, pp. 1958-1966. Nov. 2003.
5. Y. J. Chang, S. J. Ruan, and F. Lai, "Design and analysis of low power cache using two-level filter scheme," IEEE Trans. Veiy Large Scale Integr. (VLSI) Syst., vol. 11, no. 4, pp. 568-580. Aug. 2003.
6. K. Vivekanandarajah, T. Srikanthan, and S. Bhattacharyya, "Dynamic filter cache for low power instruction memory hierarchy," in Proc. Euromicro Symp. Digit. Syst. Des., Sep. 2004. pp. 607-610.
7. R. Min, W. B. Jone, and Y. Hu, "Location cache: A low-powre L2 cache system," in Proc. Int. Symp. Low Power Electron. Des., Apr. 2004, pp. 120-125.
8. K. Pagiamtzis and A. Sheikholeslami, "Using cache to reduce power in content-addressable memories (CAMs)," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2005. pp. 369-372.
9. C. S. Lin. J. C. Chang, and B. D. Liu, "A low-power precomputation-based fully parallel content-addressable memory," IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 622-654, Apr. 2003.
10. K. H. Cheng, C. H. Wei, and S. Y. Jiang, "Static divided word matching line for low-power content addressable memory design." in Proc. IEEE Int. Symp. Circuits Syst., May 2004, vol. 2, pp. 23-26.
11. S. Hanzawa, T. Sakata, K. Kajigaya, R. Takemura, and T. Kawahara, "A large-scale and low-power CAM architecture featuring a one-hot-spot block code for IP-address lookup in a network router," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 853-861, Apr. 2005.
12. Y. Oike, M. Ikeda, and K. Asada, "A high-speed and low-voltage associative co-processor with exact Hamming/Manhattan-distance estimation using word-parallel and hierarchical search architecture," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1383-1387, Aug. 2004.
13. K. Pagiamtzis and A. Sheikholeslami, "A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme." IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1512-1519, Sep. 2004.
14. D. K. Bhavsar, "A built-in self-test method for write-only content addressable memories," in Proc. 23rd IEEE VLSI Test Symp.. 2005, pp. 9-14.