Software controlled memory layout reorganization for irregular array access patterns

CASES'07: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2007, Pages 179-188

  Cho, Doosan ^a   Issenin, Ilya ^b   Dutt, Nikil ^b   Yoon, Jonghee W ^a   Paek, Yunheung ^a  

^a Seoul National University   (South Korea)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Data layout; Energy consumption; Scratch pad memory

Indexed keywords

DATA LAYOUT; SCRATCH PAD MEMORY (SPM);

ACCESS CONTROL; CONFORMAL MAPPING; CONTROL SYSTEMS; EMBEDDED SYSTEMS; ENERGY UTILIZATION;

COMPUTER SOFTWARE;

EID: 38949122647     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1289881.1289915     Document Type: Conference Paper

References (30)

1. J. Absar and F. Catthoor. Compiler-Based Approach for Exploiting Scratch-Pad in Presence of Irregular Array Access. In Proceedings of DATE, 2005.
2. O. Avissar, R. Barua, and D. Stewart. An Optimal Memory Allocation Scheme for Scratch Pad Based Embedded Systems. ACM Trans. on Embedded Systems, 1(1), September 2002.
3. R. Banakar, S. Steinke, B-S. Lee, M. Balakrishnan, and P. Marwedel. Scratchpad Memory: A Design Alternative for Cache On-chip Memory in Embedded Systems. In International Symposium on Hardware/Software Codesign, May 2002.
4. D. Burger and T.M. Austin. The SimpleScalar tool set, version 2.0. InTechnical Report 1342, University of Wisconsin-Madison, CS Department, June 1997.
5. D.F. Bacon, S.L. Graham et al. Compiler Transformations for High Performance Computing. In ACM Computing Survey, 26(4). 1994.
6. G. Chen, O. Ozturk, M. Kandemir and M. Karakoy. Dynamic Scratch-Pad Memory Management for Irregular Array Access Patterns. In DATE, March 2006.
7. M. Co, Dee A.B. Weikle, and K. Skadron A Break-Even Formulation for Evaluating Branch Predictor Energy Efficiency. In Proceedings of Complexity-Effective Design, 2005.
8. K. Cooper, T. Harvey. Compiler-Controlled Memory. In Proceedings of the Conference on Architectural Support for Programming Languages and Operating Systems, 2-11, 1998.
9. A. Dominguez, S. Udayakumaran, and R. Barua. Heap Data Allocation to Scratch-Pad Memory in Embedded Systems. In Journal of Embedded Computing, 2005.
10. A. Feiner, S. Kraus, and R.E. Korf. KBFS: K-Best-First-Search. In Annuals of Mathematics and Artificial Intelligence, 19-39, 2003.
11. D.S. Hochbaum and D.B. Shmoys. A unified approach to approximation algorithms for bottleneck problems. In Journal of the ACM, 33, 1986.
12. I. Issenin, and N. Dutt. Data Reuse Driven Memory and Network-on-Chip Co-Synthesis. In Proceedings of IESS, 2007.
13. I. Issenin, and N. Dutt. Data Reuse Driven Energy-Aware MPSoC Co-Synthesis of Memory and Communication Architecture for Streaming Applications. In Proceedings of CODES-ISSS, 2006.
14. I. Issenin, E. Brockmeyer, B. Durinck, and N. Dutt. Multiprocessor System-on-Chip Data Reuse Analysis for Exploring Customized Memory Hierarchies. In Proceedings of DAC, 2006.
15. I. Issenin, E. Brockmeyer, M. Miranda, and N. Dutt. Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies. In Proceedings of DATE, 2004.
16. M. Kandemir, J. Ramanujam, M.J.Irwin, N. Vijaykrishnan, I. Kadayif, and, A. Parikh. Dynamic Management of Scratch-Pad Memory Space. In Proceedings of the Design Automation Conference, 690-695, June 2001.
17. Lian Li, Lin Gao and Jingling Xue. Memory Coloring: A Compiler Approach for Scratchpad Memory Management. In PACT, October 2005.
18. S. Lin, D. Costello. Error Control Coding: Fundamentals and Applications. Book, Practice Hall, October 1982.
19. K. McKinley, S. Carr, and C.-W. Tseng. Improving Data Locality with Loop Transformations. In ACM Trans. on Programming Languages and Systems, 18(4), July 1996.
20. M. Palkovic, M. Miranda, K. Denolf, P. Vos, and F. Catthoor. Systematic Address and Control Code Transformations for Performance Optimisation of a MPEG-4 Video Decoder. In Proceedings of ASP-DAC, 2002.
21. Y. Paek, J. Hoeflinger, and D. Padua. Simplification of array access patterns for compiler optimizations. In Proceedings of PLDI, 1998.
22. P. Panda, N. Dutt, and A. Nicolau. Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications. In Proceedings of DATE, 1997.
23. S. Steinke, L. Wehmeyer, B. Lee, and P. Marwedel. Assigning Program and Data Objects to Scratchpad for Energy Reduction. In Proceedings of DATE, 2002.
24. P. Shivakumar, N. Jouppi. CACTI 3.0: An Integrated. Cache Timing, Power, and Area Model. WRL Technical Report, August 2001.
25. J. Sjodin and C. Platen. Storage Allocation for Embedded Processors. In Proceedings of the Conference on Compilers, and Architecture, and Synthesis for Embedded Systems, 15-23, 2001.
26. S. Udayakumaran and R. Barua. Compiler-decided Dynamic Memory Allocation for Scratch-Pad based Embedded Systems. In Proceedings of the Conference on Compilers, Architectures and Synthesis for Embedded Systems, 276-286, 2003.
27. M. Verma, L. Wehmeyer, and P. Marwedel. Dynamic Overlay of Scratchpad Memory for Energy Minimization. In Proceedings of CODES, 2004.
28. M. Verma, S. Steinke, and P. Marwedel. Data Partitioning for Maximal Scratchpad Usage. In Proceedings of ASPDAC, 2003.
29. EDN Embedded Microprocessor Benchmark Consortium, www.eembc.org.
30. Intel Corporation, http://developer.intel.com/design/intelxscale/index. htm.