Systematic address and control code transformations for performance optimisation of a MPEG-4 video decoder

Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002

Volumn , Issue , 2002, Pages 547-552

  Palkovic, M ^a   Miranda, M ^a   Denolf, K ^a   Vos, P ^a   Catthoor, F ^a,b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTER AIDED DESIGN; COSINE TRANSFORMS; DECODING; MOTION PICTURE EXPERTS GROUP STANDARDS; MULTIMEDIA SYSTEMS; MULTIPROCESSING SYSTEMS;

COMPLEX INDICES; COST-EFFICIENT; DESIGN TECHNOLOGIES; LOW-POWER MEMORY; MPEG-4 DECODERS; MULTIMEDIA PROCESSORS; PERFORMANCE GAIN; PERFORMANCE OPTIMISATION;

DESIGN;

EID: 84962217630     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2002.994978     Document Type: Conference Paper

References (18)

1. A. V. Aho, R. Sethi, and J. D. Ulmann. Compilers: principles, techniques and tools. Addison-Wesley, 1986.
2. S. Bauer et al. The MPEG-4 Multimedia Coding Standard: Algorithms, Architectures and Applications. Journal of VLSI Signal Processing, 23(1):7-26, October 1999.
3. F. Casalino, G. Di Cagno, and R. Luca. MPEG-4 Video Decoder Optimisation. In Proc. IEEE International Conference on Multimedia Computing and Systems, volume 1, pages 363-368, Los Alamitos, US, 1999.
4. F. Catthoor, K. Danckaert, C. Kulkarni, and T. Omnes. Programmable Digital Signal Processors: Architecture, Programming, and Applications, chapter Data transfer and storage architecture issues and exploration in multimedia processors. Marcel Dekker, Inc., New York, 2000.
5. K. Denolf, P. Vos, J. Bormans, and I. Bolsens. Cost-efficient C-Level Design of an MPEG-4 Video Decoder. In Workshop on Power and Timing Modeling, Optimization and Simulation, Goettingen, Germany, 13-15 September 2000.
6. C. Gebotys. DSP address optimisation using a minimum cost circulation technique. In Proc. Intl. Conf. on Computer-Aided Design (ICCAD), pages 100-104, 1997.
7. C. Ghez, M. Miranda, A. Vandecappelle, F. Catthoor, and D. Verkest. Systematic high-level Address Code Transformations for Piece-wise Linear Indexing: Illustration on a Medical Imaging Algorithm. In Proc. IEEE Workshop on Signal Processing Systems (SIPS2000), Lousiana, USA, 2000.
8. R. Gonzales and M. Horowitz. Energy dissipation in general-purpose microprocessors. IEEE J. of Solid-state Circ., SC-31(9):1277-1283, 1996.
9. S. Gupta, M. Miranda, F. Catthoor, and R. Gupta. Analysis of high-level address code transformations for programmable processors. In Proc. ACM Design Automation & Test in Europe Conf. (DATE), Paris, March 2000.
10. G. Hovden and N. Ling. On Speed Optimisation of MPEG-4 Decoder for Real-Time Multimedia Applications. In Proc. 3rd International Conference on Computational Intelligence and Multimedia Applications (ICCIMA'99), volume 1, pages 399-402, Los Alamitos, US, 1999.
11. http://www.rational.com/products/vis quantify/index.jtmpl.
12. J. Kneip, B. Schmale, and H. Moller. Applying and Implementing the MPEG-4 Standard. IEEE Micro, 19(6):64-74, Nov.-Dec. 1999.
13. R. Leupers and P. Marwedel. Algorithms for Address Assignment in DSP Code Generation. In Proc. Intl. Conf. on Computer-Aided Design (ICCAD), 1996.
14. C. Liem, P. Pauling, and A. Jerraya. Address calculation for retargetable compilation and exploration for instruction-set architectures. In Proc. Design Automation Conference (DAC), pages 597-600, 1996.
15. MPEG subgroups. MPEG-4 Overview - (V.18 -Singapore Version). ISO/IEC JTC1/SC29/WG11 N4030, Singapore, March 2001. http://www.cselt.it/mpeg/standards/mpeg-4/mpeg-4.htm.
16. Philips Electronics North America Corporation. TM1000 Preliminary data book, 1997.
17. A. Sudarsanam, S. Liao, and S. Devadas. Analysis and evaluation of address arithmetic capabilities in custom DSP architectures. In Proc. Design Automation Conference (DAC), 1997.
18. S. Udayanarayanan and C. Chakrabarti. Address Code Generation for Digital Signal Processors. In Proc. Design Automation Conference (DAC), pages 353-358, 2001.