Optimizing radiation hard by design SRAM cells

IEEE Transactions on Nuclear Science

Volumn 54, Issue 6, 2007, Pages 2028-2036

  Clark, Lawrence T ^a,b   Mohr, Karl C ^a,b   Holbert, Keith E ^a,b   Yao, Xiaoyin ^b   Knudsen, Jonathan ^b,c   Shah, Harshit ^a,b,d  

^a IEEE   (United States)

^b Arizona State University   (United States)

^c ADVANCED MICRO DEVICES   (United States)

^d Freescale   (United States)

Author keywords

Integrated circuit radiation effects; Radiation hardening; SRAM

Indexed keywords

INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION; RADIATION EFFECTS; RADIATION HARDENING; TRANSISTORS;

NMOS ACCESS TRANSISTORS; SRAM ARRAYS; TID EXPERIMENTS;

STATIC RANDOM ACCESS STORAGE;

EID: 37249043765     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2007.909482     Document Type: Conference Paper

References (25)

1. (2003) International Technology Roadmap for Semiconductors. [Online], Available: http://www.itrs.org
2. J. Schwank, "Total dose effects in MOS devices," IEEE NSREC Short Course 2002.
3. R. Lacoe, J. Osborne, R. Koga, and D. Mayer, "Application of hardness-by-design methodology to radiation-tolerant ASIC technologies," IEEE Trans. Nuclear Sci., vol. 47, no. 6, pp. 2334-2341, Dec. 2000.
4. R. Lacoe, "CMOS scaling, design principles and hardening-by-design methodologies," IEEE NSREC Short Course, 2003.
5. L. Clark, N. Deutscher, F. Ricci, and S. Demmons, "Standby power management for a 0.18 pm microprocessor," in Proc. ISLPED, Aug. 2002, pp. 7-12.
6. H. Mizuno and T. Nagano, "Driving source-line cell architecture for sub- IV high-speed low-power applications," IEEE J. Solid-State Circuits, vol. 31, no. 4, pp. 552-557, Apr. 1996.
7. N. Kim, K. Flautner, D. Blaauw, and T. Mudge, "Circuit and microarchitectural techniques for reducing cache leakage power," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 2, pp. 167-184, Feb. 2004.
8. [Online]. Available: http://www.marvel.comPXA27x Processor Family Power Requirements Application Note
9. S. Zhao et al., "Transistor optimization for leakage power management in a 65 nm CMOS technology for wireless and mobile applications," in IEEE Symp. VLSI Tech. Dig. Tech. Papers, June 2004, pp. 14-15.
10. L. Clark, M. Morrow, and W. Brown, "Reverse body bias and supply collapse for low effective standby power," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 9, pp. 947-956, Sep. 2004.
11. M. Xapsos, G. Summers, and E. Jackson, "Enhanced total ionizing dose tolerance of bulk CMOS transistors fabricated for ultra-low power applications," IEEE Trans. Nucl. Sci., vol. 46, no. 6, pp. 1697-1701, Dec. 1999.
12. L. Clark, K. Mohr, and K. Holbert, "Reverse-body biasing for radiation-hard by design logic gates," in Proc. IEEE IRPS, Apr. 2007, pp. 582-583.
13. T. Calin, M. Nicolaidis, and R. Velazco, "Upset hardened memory design for submicron CMOS technology," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2874-2878, Dec. 1996.
14. E. Seevinck, F. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 748-754, Oct. 1987.
15. R. Nowlin, S. McEnnree, A. Wilson, and D. Alexander, "A new total-dose-induced parasitic effect in enclosed-geometry transistors." IEEE Trans. Nucl. Sci., vol. 52, no. 6, pp. 2495-2502, Dec. 2005.
16. T. Oldham and F. McLean, "Total ionizing dose effects in MOS oxides and devices," IEEE Trans. Nucl. Sci., vol. 50, no. 3. pp. 483-499, Jun. 2003.
17. M. Shaneyfelt, D. Fleetwood, J. Schwank, and K. Hughes, "Charge yield for cobalt-60 and 10-keV X-ray irradiations of MOS devices," IEEE Trans. Nucl. Sci., vol. 38, no. 6, pp. 1187-1194, Dec. 1991.
18. K. Mohr, L. Clark, and K. Holbert, "A 130-nm RHBD SRAM with high speed SET and area efficient TID mitigation," IEEE Trans. Nucl. Sci., vol. 54, no. 6, Dec. 2007.
19. R. Krishnamurthy et al., "A 130-nm 6-GHz 256 × 32 Bit Leakage-Tolerant Register File," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 624-632, May 2002.
20. S. Hsu et al., "A 4.5-GHz 130-nm 32-KB LO cache with a leakagetolerant self reverse-bias bitline scheme." IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 755-761, May 2003.
21. 2 SRAM cell," in IEEEIEDM Tech. Dig., Dec. 2004, pp. 657-660.
22. B. Haugerud et al., "The impact of substrate bias on proton damage in 130 nm CMOS technology," in Proc. Radiation Effects Data Workshop Rec., Jul. 2005, pp. 117-121.
23. D. Frank et al., "Device scaling limits of Si MOSFETs and their application dependencies," Proc. IEEE, vol. 89. no. 3, pp. 259-288, Mar. 2001.
24. S. Wolf, "Silicon processing for the VLSI era," in The Submicron MOSFET. Long Beach, CA: Lattice, 1995.
25. t low-leakage gated-ground cache for deep submicron," IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 319-328, Feb. 2003.