Using fine grain multithreading for energy efficient computing

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2007, Pages 259-269

  Gontmakher, Alex ^a   Mendelson, Avi ^b   Schuster, Assaf ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

^b Intel Mobility Group   (Israel)

Author keywords

Energy efficiency; Fine grain parallelization; Register sharing

Indexed keywords

DATA TRANSFER; ENERGY EFFICIENCY; PARALLEL PROGRAMMING;

FINE GRAIN PARALLELIZATION; REGISTER SHARING;

COMPUTER SOFTWARE;

EID: 34748904673     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1229428.1229480     Document Type: Conference Paper

References (39)

1. S. V. Adve and M. D. Hill. A unified formalization of four shared-memory models. IEEE Transactions on Parallel and Distributed. Systems, 1993.
2. R. Allen and K. Kennedy. Optimizing Compilers for Modern Architectures. 2002.
3. th annual ACM/IEEE International Symposium, on Microarchitecture, 2001.
4. R. Barnes, S. Ryoo, and W. mei Hwu. "Flea-Flicker" multipass pipelining: An Alternative to the High-Powered Out-of-Order Offense. In Proceedings of the 38th Annual IEEE/ACM International Symposium on Microarchitecture, 2005.
5. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. In International Symposium on Computer Architecture, 2000.
6. D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: The SimpleScalar tool set. Technical Report CS-TR-1996-1308, University of Wisconsin-Madison, 1996.
7. A. Buyuktosunoglu, S. Schuster, D. Brooks, P. Bose, P. Cook, and D. Albonesi. An adaptive issue queue for reduced power at high performance. Lecture Notes in Computer Science, 2008, 2001.
8. C. Jesshope and B. Luo. Micro-threading: A new approach to future RISC. In ACAC, 2000.
9. R. Canal and A. González. Reducing the complexity of the issue logic. In Proceedings of the 15th International conference on Supercomputing, 2001.
10. th annual International Symposium on Computer architecture, 2000.
11. L. Dagum and R. Melon. OpenMP: An industry-standard API for shared memory programming. IEEE Computer Science and Engineering, 5(1), 1998.
12. th Annual International Symposium on Computer Architecture, 2001.
13. th Annual. International Symposium on Computer Architecture, 1990.
14. R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31(9): 1277-1284, 31, 1996.
15. J. L. Henning. SPEC CPU2000: Measuring CPU performance in the new millennium. Computer, 33(7), 2000.
16. S. Hily and A. Seznec. Out-of-order execution may not be cost-effective on processors featuring simultaneous multithreading. In Proceedings of the Fifth International. Symposium on High-Performance Computer Architecture, 1999.
17. C. Jesshope. Scalable instruction-level parallelism. In 3rd and 4th International Workshops on Computer Systems: Architectures, Modelling and Simulation, 2004.
18. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Mediabench: a tool for evaluating and synthesizing multimedia and communicatons systems. In Proceedings of the 30th annual ACM/IEEE International Symposium on Microarchitecture, 1997.
19. J. Lee. Compilation techniques for explicitly parallel programs. PhD thesis, University of Illinois, 1999.
20. J. Li and J. F. Martínez. Power-performance considerations of parallel computing on chip multiprocessors. ACM Transactions on Architecture and Code Optimization, 2(4), 2005.
21. Y. Li, D. Brooks, Z. Hu, K. Skadron, and P. Bose. Understanding the energy efficiency of simultaneous multithreading. In Proceedings of the 2004 International Symposium on Low Power Electronics and Design, 2004.
22. C.-c. Lim, X. Feng, and J. Zhang. ORC: Open research compiler: a compiler infrastructure for research. In Proceedings 17th International Workshop on Languages and Compilers for Parallel Computing, 2004.
23. S. Manne, A. Klauser, and D. Granwald. Pipeline gating: Speculation control for energy reduction. In International Symposium on Computer Architecture, 1998.
24. R. Sasanka, S. V Adve, Y-K. Chen, and E. Debes. The energy efficiency of CMP vs. SMT for multimedia workloads. In Proceedings of the 18th annual Int. conference on Supercomputing, 2004.
25. J. S. Seng, D. M. Tullsen, and G. Z. N. Cai. Power-sensitive multithreaded architecture. In Proceedings of the 2000 IEEE Int. Conf. on Computer Design, 2000.
26. G. Shklover, A. Gontmakher, A. Schuster, and A. Mendelson. Code generation for fine-granularity register sharing threads. In INTERACT-10, in conjunction with. HPCA-12, 2006.
27. H. Srinivasan and D. Granwald. Data flow equations for explicitly parallel programs. In Proceedings of the fourth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 1993.
28. H. Srinivasan, J. Hook, and M. Wolfe. Static single assignment for explicitly parallel programs. In Proceedings of the 20th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, 1993.
29. J. H. Tseng and K. Asanović. Banked multiported register files for high-frequency superscalar microprocessors. In Proceedings of the 30th annual International Symposium on Computer architecture, 2003.
30. D. M. Tullsen, S. Eggers, and H. M. Levy. Simultaneous Multi-threading: Maximizing on-chip parallelism. In Proceedings of the 22th Annual International Symposium on Computer Architecture, 1995.
31. D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor. In Proceedings of the 23rd annual International Symposium on Computer architecture, 1996.
32. D. M. Tullsen, J. L. Lo, S. J. Eggers, and H. M. Levy. Supporting fine-grained synchronization on a simultaneous multithreading processor. In Proceedings of the Fifth Annual International Symposium on High-Performance Computer Architecture, 1999.
33. Alpha 21164 Processor Datasheet. Compaq Corporation, 1998.
34. Alpha 21264 Processor Datasheet. Compaq Corporation, 1999.
35. MIPS R10000 Microprocessor User's Manual. MIPS Technologies, inc., 1996.
36. MIPS R5000 Processor. MIPS Technologies, inc., 1996.
37. The GNU GCC compiler, http://gcc.gnu.org.
38. ULTRASparc Architecture 2005. Sun Microsystems, Inc., 2006.
39. Crusoe Processor Model TM5800 Product Brief. Transmeta Corporation, 2003.