An adaptive issue queue for reduced power at high performance

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2008, Issue , 2001, Pages 25-39

  Buyuktosunoglu, Alper ^c   Schuster, Stanley ^a   Brooks, David ^a,b   Bose, Pradip ^a   Cook, Peter ^a   Albonesi, David ^c  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b Princeton University   (United States)

^c University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC LOSSES; INTEGRATED CIRCUIT DESIGN; INTEGRATED CIRCUIT MANUFACTURE; POWER MANAGEMENT;

ADAPTIVE SCHEME; CIRCUIT DESIGNS; CIRCUIT STRUCTURES; CONFIGURABILITY; FUTURE PERFORMANCE; ON THE FLIES; SUPERSCALAR PROCESSOR; TRANSMISSION GATE;

QUEUEING THEORY;

EID: 25844494189     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44572-2_3     Document Type: Conference Paper

References (15)

1. R. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19(2): 24-36, March/April 1999.
2. K. Yeager. The Mips R10000 superscalar microprocessor. IEEE Micro, 16(2): 28-41, April 1996.
3. R. Canal and A. Gonzalez. A low-complexity issue logic. Proc. ACM Int'l. Conference on Supercomputing (ICS), pp. 327-335, Santa Fe, N.M., June 2000.
4. D. Folegnani and A. Gonzalez. Reducing the power consumption of the issue logic. Proc. ISCA Workshop on Complexity-Effective Design, June 2000.
5. D. H. Albonesi. Dynamic IPC/Clock Rate Optimization. Proc. ISCA-25, pp. 282-292, June/July 1998.
6. D. H. Albonesi. The Inherent Energy Efficiency of Complexity-Adaptive Processors. Proc. ISCA Workshop on Power-Driven Microarchitecture, June 1998.
7. G. Cai. Architectural level power/performance optimization and dynamic power estimation. Proc. of the Cool Chips Tutorial, in conjunction with Micro-32, 1999.
8. S. Palacharla, N. P. Jouppi and J. E. Smith. Complexity-effective superscalar processors. Proc. ISCA-97, pp. 206-218, June 1997.
9. K. Wilcox and S. Manne. Alpha Processors: A history of power issues and a look to the future. Proc. of the Cool Chips Tutorial, in conjunction with Micro-32, 1999.
10. M. Butler and Y.N. Patt. An investigation of the performance of various dynamic scheduling techniques. Proc. ISCA-92, pp. 1-9.
11. R. Balasubramonian, D.H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Dynamic Memory Hierarchy Performance Optimization. Proc. ISCA Workshop on Solving the Memory Wall Problem, June 2000.
12. R. Balasubramonian, D.H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures. 33rd International Symposium on Microarchitecture, December 2000.
13. M. D. Powell, S.H. Yang, B. Falsafi, K. Roy, T. N. Vijaykumar. Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories. ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2000.
14. AS/X User's Guide. IBM Corporation, New York, 1996.
15. D. Burger and T. Austin. The Simple scalar toolset, version 2.0. Technical Report TR-97-1342, University of Wisconsin-Madison, June 1997.