SCOPUS 정보 검색 플랫폼 - 논문 보기

메뉴 건너뛰기

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2001, Pages 312-320

Reducing the complexity of the issue logic

(2) Canaal, R a Gonzalez A a

a UNIVERSITAT POLITÈCNICA DE CATALUNYA (Spain)

Author keywords

Complexity effective design; Instruction issue logic; Out of order issue; Wide issue superscalar

Indexed keywords

CONSTRAINT THEORY; LOGIC DESIGN; PARALLEL PROCESSING SYSTEMS; SCHEDULING; STORAGE ALLOCATION (COMPUTER);

INSTRUCTION-LEVEL PARALLELISM (ILP);

PROGRAM PROCESSORS;

EID: 0034830722 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper

Times cited : (52)

References (27)

1
- 0029547914
- Interconnect, scaling - The real limiter to high performance VLSI
- (1995) Proc. of the 1995 IEEE Int. Electron Devices Meeting , pp. 241-244
- Bohr, M.T.¹

2
- 0003510233
- Technical Report CS-TR-96-1308, University of Wisconsin-Madison
- (1996) Evaluating Future Microprocessors: The SimpleScalar Tool Set
- Burger, D.¹ Austin, T.M.² Bennett, S.³

3
- 0034581207
- Dynamic cluster assignment mechanisms
- Toulouse
- (2000) Proc. of the 6th Int. Symp. on High-Performance Computer Arch. , pp. 133-142
- Canal, R.¹ Parcerisa, J.M.² González, A.³

4
- 0033703284
- A low-complexity issue logic
- Santa Fe (NM-USA). May
- (2000) Proc. of the 2000 International Conference on Supercomputing , pp. 327-335
- Canal, R.¹ González, A.²

5
- 0033716803
- Multiple-banked register file architectures
- June
- (2000) Proc. of the 27th Int'l Symp. on Computer Architechture , pp. 316-324
- Cruz, J.Ll.¹ González, A.² Valero, M.³ Topham, N.⁴

6
- 0031374601
- The multicluster architecture: Reducing cycle time through paritioning
- December
- (1997) Proc of the 30th. Ann. Symp. on Microarehitecture , pp. 149-159
- Farkas, K.I.¹ Chow, P.² Jouppi, N.P.³ Vranesic, Z.⁴

7
- 0003498196
- Reducing power consumption of the issue logic
- Vancouver, June
- (2000) Workshop on Complexity-Effective Design
- Folegnani, D.¹ Gonzalez, A.²

8
- 0020632876
- Very long instruction word and ELI-512
- Stockholm, Sweden, June
- (1983) Proc. of the 10th Int. Symp. on Computer Architecture , pp. 140-150
- Fisher, J.A.¹

9
- 0003675845
- Ph.D. Thesis, Technical Report TR 1196, Computer Sciences Department, Univ. of Wisconsin-Madison
- (1993) The Multiscalar Architecture
- Franklin, M.¹

10
- 0031641244
- Power considerations in the design of the alpha 21264 microprocessor
- San Francisco (CA-USA)
- (1998) Proc. of the 35th ACM/IEEE conference on Design Automation Conference (DAC 98) , pp. 726-731
- Gowan, M.K.¹ Biro, L.L.² Jackson, D.B.³

11
- 0033719950
- Circuits for wide-window superscalar processors
- Vancouver, Canada, June
- (2000) Proc. of the 27th Int. Symp. on Computer Architecture , pp. 236-247
- Henry, D.S.¹ Kuszmaul, D.C.² Loh, G.H.³ Sami, R.⁴

12
- 84944936630
- PEWs: A decentralized dynamic scheduler for ILP processing
- (1996) Proc. of the Int. Conf. on Parallel Processing , vol.1 , pp. 239-246
- Kemp, G.A.¹ Franklin, M.²

13
- 0031639308
- Speculative multithreaded processors
- July
- (1998) Proc. of the Int. Conf. on Supercomputing , pp. 77-84
- Marcuello, P.¹ Gonzálex, A.² Tubella, J.³

14
- 0031232922
- Will physical scalability sabotage performance gains
- September
- (1997) IEEE Computer , vol.30 , Issue.9 , pp. 37-39
- Matzke, D.¹

15
- 0034824085
- Data-flow pmschcduling for large instruction windows in out-of-order processors
- Monterrey, Mexico
- (2001) Proc. of the 7th Int. Symp. on High-Performance Computer Architecture , pp. 27-36
- Michaud, P.¹ Seznec, A.²

16
- 28444453374
- Superscalar execution with dynamic data forwarding
- (1998) Proc. Int. Conference on Parallel Architectures and Compilation Techniques , pp. 130-135
- Önder, S.¹ Gipta, R.²

17
- 0030676681
- Complexity-effective superscalar processors
- (1997) Proc of the 24th. Int. Symp. on Comp. Architecture , pp. 1-13
- Palacharla, S.¹ Jouppi, N.P.² Smith, J.E.³

18
- 0031374420
- Trace processors
- (1997) Proc of the 30th. Ann. Symp. on Microarchitecture
- Rotenherg, E.¹ Jacobson, Q.² Sazeides, Y.³ Smith, J.E.⁴

19
- 0003552056
- (1997) The National Technology Roadmap for Semiconductors

20
- 0029531029
- The mircoarchitecture of superscalar processors
- december
- (1995) Proc. of the IEE , vol.83 , Issue.12 , pp. 1609-1624
- Smith, J.E.¹ Sohi, G.S.²

21
- 0029178210
- Multiscalar processors
- (1995) Proc. of the 22nd Int. Symp. on Computer Architecture , pp. 414-425
- Sohi, G.S.¹ Breach, S.E.² Vijaykumar, T.N.³

22
- 0003081830
- An efficient algorithm for exploiting multiple arithmetic units
- (1967) IBM Journal of Research and Development , vol.11 , pp. 25-33
- Tomasulo, R.M.¹

23
- 0029200683
- Simultaneous multlthreading: Maximizing on-chip parallelism
- (1995) Proc. of the Int. Symp. on Computer Architecture , pp. 392-403
- Tullsen, D.M.¹ Eggers, S.J.² Levy, H.M.³

24
- 0003886621
- Techincal Report WRL 93/6, Digital Western Research Lab
- (1993) Limits of Instruction-Level Parallelism
- Wall, D.W.¹

25
- 0021529550
- Instruction issue logic in pipelined supercomputers
- November
- (1984) IEEE transactions on computers , vol.C-33 , Issue.11 , pp. 1013-1022
- Weiss, S.¹ Smith, J.E.²

26
- 0029179466
- Increasing superscalar performance through multistreaming
- (1995) Proc. of the Int. Conf. on Parallel Architectures and Compilation Techniques , pp. 49-58
- Yamamoto, W.¹ Nemirovsky, M.²

27
- 0003720587
- PhD. Thesis, Dept. of Computer Science and Engineering, University of Notre Dame, Indiana, January
- (2000) Inherently Lower-Power High-Performance Supersalar Architectures
- Zyuban, V.V.¹

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.