Micro-threading: A new approach to future RISC

Proceedings - 5th Australasian Computer Architecture Conference, ACAC 2000

Volumn , Issue , 2000, Pages 34-41

  Jesshope, C ^a   Luo, B ^a  

^a MASSEY UNIVERSITY   (New Zealand)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; REDUCED INSTRUCTION SET COMPUTING;

DATA CONTROL; INSTRUCTION LEVEL PARALLELISM; LOW CONTEXTS; MICRO ARCHITECTURES; MULTI-THREADING; NEW APPROACHES; PROGRAM COUNTERS; RISC MICROPROCESSORS;

COMPUTER ARCHITECTURE;

EID: 0009315694     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACAC.2000.824320     Document Type: Conference Paper

References (20)

1. th International Symposium on Microarchitecture, pages 138-148, December 1997
2. James E. Smith and Sriram Vajapeyam, "Trace Processors: Moving to Fourth-Generation Microarchitectures", pp. 68-74, IEEE Computer, Vol. 30, No. 9, September 1997
3. L. Hammond, B.A. Nayfeh, and K. Olukotun, "A Single-Chip Multiprocessor", IEEE Computer, 29(12):84-89, December 1996
4. Kunle Olukotun, Lance Hammond, and Mark Willey, "Improving the Performance of Speculatively Parallel Applications on the Hydra CMP", Proceedings of the 1999 ACM International Conference on Supercomputing, Rhodes, Greece, June 1999.
5. th International Symposium on Microarchitecture, pages 146-156, November, 1995
6. th Annual International Symposium on Computer Architecture, June 1998
7. H. Akkary, M. Driscoll, "A Dynamic Multithreading Processor", 31st Annual ACM/IEEE International Symposium on Microarchitecture, Nov. 30 - Dec. 2, 1998
8. G. S. Sohi, S. Breach, and T. N. Vijaykumar, "Multiscalar Processors", 22nd International Symposium on Computer Architecture (ISCA-22), 1995
9. A.Bolychevsky, C.R.Jesshope, V.B.Muchnick, "Dynamic scheduling in RISC architectures", IEE Proc.-Comput. Digit. Tech. Vol.143, No.5, September 1996
10. R10000 Microprocessor User's Manual, Copyright 1996, 1997, MIPS Technologies, Inc. - 09 DEC 96, Version 2.0
11. PowerPC 604/604e User's Manual, MPC604EUM/AD, Motorola Inc., 2/24/98
12. nd ed., 1996
13. David A. Patterson and John L. Hennessy, "Computer Organization and Design: The Hardware/Software Interface", Morgan Kaufmann Publishers, Inc., San Francisco, California, February 1999
14. Susan Eggers, Joel Emer, Henry Levy, Jack Lo, Rebecca Stamm, and Dean Tullsen, "Simultaneous Multithreading: A Platform for Next-generation Processors", IEEE Micro, September/October 1997, pages 12-18.
15. Jack L. Lo, "Exploiting thread-level parallelism on simultaneous multithreaded processors", Ph.D thesis, Department of Computer Science and Engineering, University of Washington, 1998
16. R4400 Microprocessor User's Manual, Copyright 1996, MIPS Technologies, Inc. - 21 MAR 96, 2nd Edition
17. Amy W. Lim, Monica S. Lam, "Maximizing parallelism and minimizing synchronization with affine partitions", Parallel Computing 24 1998 445-475, Computer Systems Laboratory, Stanford University, Stanford, CA 94305, USA
18. Parallel Computing, Vol. 24, Issue 3-4, May 1998, Pages 445-475
19. W. W. Hwu, R. E. Hank, D. M. Gallagher, S. A. Mahlke, D. M. Lavery, G. E. Haab, J. C. Gyllenhaal, and D. I. August, "Compiler Technology for Future Microprocessors", Proceedings of the IEEE, Vol. 83, No. 12, December 1995, pp. 1625-1640.
20. Jack Lo, Susan Eggers, Henry Levy, Sujay Parekh, and Dean Tullsen, "Tuning Compiler Optimizations for Simultaneous Multithreading", In 30th Annual International Symposium on Microarchitecture (Micro-30), Dec. 1-3, 1997, p. 114-124.