Improving the performance and power efficiency of shared helpers in CMPs

CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems

Volumn , Issue , 2006, Pages 345-356

  Shayesteh, Anahita ^a   Reinman, Glenn ^a   Jouppi, Norm ^b   Sherwood, Tim ^c   Sair, Suleyman ^d  

^a Engineering IV   (United States)

^b HEWLETT PACKARD LABORATORIES   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d NORTH CAROLINA STATE UNIVERSITY   (United States)

Author keywords

CMP; Constructive sharing; Factored core; Flexible sharing; Helper configuration; Helper engine; Phase; Sharing policy

Indexed keywords

FLEXIBLE SHARING; HELPER CONFIGURATION; HELPER ENGINE; SHARING POLICY;

COMPUTER HARDWARE; MICROPROCESSOR CHIPS; PIPELINE PROCESSING SYSTEMS; PROGRAM PROCESSORS;

EMBEDDED SYSTEMS;

EID: 34547162933     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176760.1176802     Document Type: Conference Paper

References (23)

1. R. Balasubramonian, S. Dwarkadas, and D. Albonesi. Reducing the complexity of the register file in dynamic superscalar processors. In Proceedings of the 34th Annual International Symposium on Microarchitecture, December 2001.
2. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In 27th Annual International Symposium on Computer Architecture, June 2000.
3. D. C. Burger and T. M. Austin. The simplescalar tool set, version 2.0. Technical Report CS-TR-97-1342, U. of Wisconsin, Madison, June 1997.
4. R. Dolbeau and A. Seznec. Cash: Revisiting hardware sharing in single-chip parallel processor. Technical Report IRISA Report 1491, IRISA, November 2002.
5. L. Hammond, B. A. Nayfeh, and K. Olukotun. A single-chip multiprocessor. IEEE Computer, 30, 1997.
6. H-S. Kim and J. E. Smith. An instruction set and microarchitecture for instruction level distributed processing. In Proceedings of the 29th annual international symposium on Computer architecture, pages 71-81, June 2002.
7. J. Kin, M. Gupta, and W. Mangione-Smith. The filter cache: an energy efficient memory structure. In IEEE International Symposium on Microarchitecture, December 1997.
8. D. Kroft. Lockup-free instruction fetch/prefetch cache organization. In 8th Annual International Symposium of Computer Architecture, pages 81-87, May 1981.
9. R. Kumar, N. Jouppi, P. Ranganathan, and D. Tullsen. Single-isa heterogeneous multi-core architectures: The potential for processor power reduction. In 36th International Symposium on Microarchitecture, December 2003.
10. R. Kumar, N. Jouppi, and D. Tullsen. Conjoined-core chip multiprocessing. In 37th International Symposium on Microarchitecture, December 2004.
11. P. Kundu, M. Annavaram, T. Diep, and J. Shen. A case for shared instruction cache on chip multiprocessors running oltp. SIGARCH Comput. Archit. News, 32(3):11-18, 2004.
12. E. Kursun, A. Shayesteh, S. Sair, T. Sherwood, and G. Reinman. An evaluation of deeply decoupled cores. In Journal of Instruction Level Parallelism, volume 8, 2006.
13. G. Reinman, T. Austin, and B. Calder. A scalable front-end architecture for fast instruction delivery. In 26th Annual International Symposium on Computer Architecture, May 1999.
14. T. Sherwood, S. Sair, and B. Calder. Predictor-directed stream buffers. In 33rd International Symposium on Microarchitecture, December 2000.
15. T. Sherwood, S. Sair, and B. Calder. Phase tracking and prediction. In 30th Annual International Symposium on Computer Architecture, June 2003.
16. P. Shivakumar and Norman P. Jouppi. Cacti 3.0: An integrated cache timing, power, and area model. In Technical Report, 2001.
17. J. E. Smith. Instruction-level distributed processing. IEEE Computer, 34(4):59-65, April 2001.
18. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading processor. In In Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, November 2000.
19. S. Srinivasan, R. Ju, A. R. Lebeck, and C. Wilkerson. Locality vs. criticality. In 28th Annual International Symposium on Computer Architecture, June 2001.
20. J. Stark, P. Racunas, and Y. N. Patt. Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-order. In 30th International Symposium on Microarchitecture, pages 34-43, December 1997.
21. K. Wang and M. Franklin. Highly accurate data value prediction using hybrid predictors. In 30th Annual International Symposium on Microarchitecture, pages 281-290, December 1997.
22. P. Wang, J. Collins, H. Wang, D. Kim, B. Greene, K. Chan, A.. Yunus, T. Sych, S. Moore, and J. Shen. Helper threads via virtual multithreading on an experimental itanium® 2 processor-based platform. In ASPLOS-XI: Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, pages 144-155, New York, NY, USA, 2004. ACM Press.
23. T. Yeh and Y. Patt. A comprehensive instruction fetch mechanism for a processor supporting speculative execution. In Proceedings of the 25th Annual International Symposium on Microarchitecture, pages 129-139, December 1992.