|
Volumn 34, Issue 4, 2001, Pages 59-65
|
Instruction-level distributed processing
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CONGESTION CONTROL (COMMUNICATION);
MATHEMATICAL MODELS;
MICROPROCESSOR CHIPS;
OPTIMIZATION;
PARALLEL PROCESSING SYSTEMS;
PIPELINE PROCESSING SYSTEMS;
TRANSISTORS;
INSTRUCTION-LEVEL DISTRIBUTED PROCESSING (ILDP);
MICROARCHITECTURES;
MULTITHREADING;
COMPUTER ARCHITECTURE;
|
EID: 0035311434
PISSN: 00189162
EISSN: None
Source Type: Trade Journal
DOI: 10.1109/2.917541 Document Type: Article |
Times cited : (18)
|
References (13)
|