Predictor-directed stream buffers

Proceedings of the Annual International Symposium on Microarchitecture

Volumn , Issue , 2000, Pages 42-53

  Sherwood, Timothy ^a   Sair, Suleyman ^a   Calder, Brad ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTER SIMULATION; DATA ACQUISITION; DATA TRANSFER; MARKOV PROCESSES; RESPONSE TIME (COMPUTER SYSTEMS);

ALLOCATION FILTER; DATA PREFETCHING; PREDICTOR DIRECTED STREAM BUFFERS; STREAM THRASHING; STRIDE FILTERED MARKOV PREDICTOR;

BUFFER STORAGE;

EID: 0034462352     PISSN: 10724451     EISSN: None     Source Type: Journal    
DOI: 10.1109/MICRO.2000.898057     Document Type: Article

References (33)

1. T. Alexander G. Kedem Distributed prefetch-buffer/cache design for high performance memory systems Proceedings of the Second International Symposium on High-Performance Computer Architecture Proceedings of the Second International Symposium on High-Performance Computer Architecture 1996-February
2. M. Bekerman S. Jourdan R. Ronen G. Kirshenboim L. Rappoport A. Yoaz U Weiser Correlated load-address predictors 26th Annual International Symposium on Computer Architecture 26th Annual International Symposium on Computer Architecture 1999-May
3. A. Berrached L. Coraor P. Hulina A decoupled access/execute architecture for efficient accesss of structured data In the Hawaii International Conference on System Services In the Hawaii International Conference on System Services 1993-January
4. B. Black B. Mueller S. Postal R. Rakvie N. Utamaphcthai J. P. Shen Load execution latency reduction 12th International Conference on Supercomputing 12th International Conference on Supercomputing 1998-June
5. D. C. Burger T. M. Austin The simplescalar tool set, version 2.0 June 1997 Madison CS-TR-97-1342 University of Wisconsin
6. M.J. Charney T.R. Puzak Prefetching and memory system behavior of the spec95 benchmark suite IBM Journal of Research and Development 41 3 May 1997
7. M.J. Charney A.P. Reeves Generalized correlation based hardware prefetching February 1995 EE-CEG-95-1 Cornell University
8. T-F. Chen J-L. Baer Effective hardware-based data prefetching for high performance processors IEEE Transactions on Computers 5 44 609 623 May 1995
9. T.F. Chen J.L. Baer Reducing memory latency via non-blocking and prefetching caches Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IV) 51 61 Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IV) 1992-October
10. C. Chi C. Cheung Hardware-driven prefetching for pointer data references ACM International Conference on Supercomputing 377 384 ACM International Conference on Supercomputing 1998-June
11. G. Chrysos J. Emer Memory dependence prediction using store sets 25th Annual International Symposium on Computer Architecture 25th Annual International Symposium on Computer Architecture 1998-June
12. R. J. Eickemeyer S. Vassiliadis A load instruction unit for pipelined processors IBM Journal of Research and Development 37 547 564 July 1993
13. K. Farkas P. Chow N. Jouppi Z. Vranesic Memory-system design considerations for dynamically-scheduled processors 24th Annual International Symposium on Computer Architecture 24th Annual International Symposium on Computer Architecture 1997-June
14. K. Farkas N. Jouppi Complexity/performance tradeoffs with non-blocking loads 21st Annual International Symposium on Computer Architecture 211 222 21st Annual International Symposium on Computer Architecture 1994-April
15. M. Farrens A. Pleszkun Implementation of the pipe processor IEEE Computer January 1991
16. J. Gonzalez A. Gonzalez Speculative execution via address prediction and data prefetching 11th International Conference on Supercomputing 196 203 11th International Conference on Supercomputing 1997-July
17. G.P. Jones N.P. Topham A comparison of data prefetching on an access decoupled and superscalar machine 30th International Symposium on Microarchitecture 30th International Symposium on Microarchitecture 1997-December
18. D. Joseph D. Grunwald Prefetching using markov predictors 24th Annual International Symposium on Computer Architecture 24th Annual International Symposium on Computer Architecture 1997-June
19. N. Jouppi Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers Proceedings of the 17th Annual International Symposium on Computer Architecture Proceedings of the 17th Annual International Symposium on Computer Architecture 1990-May
20. S. McFarling Combining branch predictors June 1993 TN-36 Digital Equipment Corporation, Western Research Lab
21. T.C. Mowry M.S. Lam A. Gupta Design and evaluation of a compiler algorithm for prefetching Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V) Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V) 1992-October
22. S. Palacharla R. Kessler Evaluating stream buffers as secondary cache replacement 21st Annual International Symposium on Computer Architecture 21st Annual International Symposium on Computer Architecture 1994-April
23. G. Reinman B. Calder T. Austin Fetch-directed instruction prefetching 32nd International Symposium on Microarchitecture 32nd International Symposium on Microarchitecture 1999-November
24. G. Reinman B. Calder T. Austin A power efficient speculative fetch architecture June 2000 San Diego UCSD-CS2000-0657 University of Califonia
25. A. Roth A. Moshovos G. Sohi Dependence based prefetching for linked data structures Eigth International Conference on Architectural Support for Programming Languages and Operating Systems Eigth International Conference on Architectural Support for Programming Languages and Operating Systems 1998-October
26. A. Roth G. Sohi Effective jump-pointer prefetching for linked data structures 26th Annual International Symposium on Computer Architecture 26th Annual International Symposium on Computer Architecture 1999-May
27. A. Saulsbury F. Dahlgren P. Stenstrom Recency-based tbl preloading 27th Annual International Symposium on Computer Architecture 27th Annual International Symposium on Computer Architecture 2000-June
28. Y. Sazeides J. E. Smith The predictability of data values 30th International Symposium on Microarchitecture 248 258 30th International Symposium on Microarchitecture 1997-December
29. Y. Sazeides J. E. Smith Modeling program predictability 25th Annual International Symposium on Computer Architecture 25th Annual International Symposium on Computer Architecture 1998-June
30. T. Sherwood B. Calder Time varying behavior of programs August 1999 San Diego UCSD-CS99-630 University of Califonia
31. J. E. Smith W.-C. Hsu Prefetching in supercomputer instruction caches Proceedings of Supercomputing Proceedings of Supercomputing 1992-November
32. K. Wang M. Franklin Highly accurate data value prediction using hybrid predictors 30th Annual International Symposium on Microarchitecture 30th Annual International Symposium on Microarchitecture 1997-December
33. C. Yang A. Lebeck Push vs. pull: Data movement for linked data structures the ACM International Conference on Supercomputing the ACM International Conference on Supercomputing 2000-June