Transistor sizing: How to control the speed and energy consumption of a circuit

Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems

Volumn 10, Issue , 2004, Pages 51-61

  Ebergen, Jo ^a   Gainsley, Jonathan ^a   Cunningham, Paul ^a,b  

^a SUN MICROSYSTEMS   (United States)

^b Azuro Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CAPACITANCE; COMPUTATIONAL METHODS; CONSTRAINT THEORY; ENERGY CONSERVATION; ENERGY UTILIZATION; LINEAR EQUATIONS; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; PARAMETER ESTIMATION; SIZE DETERMINATION; TRANSISTORS;

ASYNCHRONOUS CONTROL CIRCUITS; FIRST-IN FIRST-OUT (FIFO); GASP CONTROL; NMOS TRANSISTORS;

INTEGRATED CIRCUITS;

EID: 2942657351     PISSN: 15228681     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (12)

1. A. Berman and R. J. Plemons. Nonnegative Matrices in the Mathematical Sciences. Society for Industrial and Applied Mathematics (SIAM), 1994.
2. J. Fishburn and A. Dunlop. Tilos: A posynomial approach to transistor sizing. In Proc. International Conf. Computer-Aided Design (ICCAD), pages 326-328. IEEE Computer Society Press, Nov. 1985.
3. C. E. Molnar, I. W. Jones, W. S. Coates, J. K. Lexau, S. M. Fairbanks, and I. E. Sutherland. Two FIFO ring performance experiments. Proceedings of the IEEE, 87(2):297-307, Feb. 1999.
4. P. Pénzes and A. J. Martin. Energy-delay efficiency of vlsi computations. In Proc. of the Great Lakes Symposium on VLSI, 2002.
5. P. Pénzes, M. Nyström, and A. J. Martin. Transistor sizing of energy-delay-efficient circuits. In Timing Issues In The Specification and Synthesis of Digital Systems (TAU), pages 126-133, 2002.
6. I. Sutherland and S. Fairbanks. GasP: A minimal FIFO control. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 46-53. IEEE Computer Society Press, Mar. 2001.
7. I. Sutherland and J. Lexau. Designing fast asynchronous circuits. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 184-193. IEEE Computer Society Press, Mar. 2001.
8. I. Sutherland, B. Sproull, and D. Harris. Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann Publishers, Inc., 1999.
9. I. E. Sutherland. Micropipelines. Communications of the ACM, 32(6):720-738, June 1989.
10. R. S. Varga. Iterative Matrix Analysis. Springer Series in Computational Mathematics. Springer-Verlag, 2nd edition, 2000.
11. H. J. Veendrick. Short-circuit energy dissipation and its impact on the design of buffer circuits. IEEE Journal of Solid-State Circuits, SC-17(1):468-473, Feb. 1984.
12. N. Weste and K. Eshraghian. Principles of CMOS Design: A Systems Perspective. Addison-Wesley, 2nd edition, 1993.