Rapid generation of thermal-safe test schedules

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn II, Issue , 2005, Pages 840-845

  Rosinger, Paul ^a   Al Hashimi, Bashir ^a   Chakrabarty, Krishnendu ^b  

^a UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

^b Duke University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOCAL OVERHEATING; MAXIMUM POWER CONSTRAINT; POWER CONSTRAINED SYSTEM-LEVEL; THERMAL AWARENESS;

ALGORITHMS; COMPUTER SIMULATION; CONSTRAINT THEORY; MICROPROCESSOR CHIPS; SYSTEMS ANALYSIS;

SCHEDULING;

EID: 28444467069     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.252     Document Type: Conference Paper

References (13)

1. K. Chakrabarty. Design of system-on-a-chip test access architectures under place-and-route and power constraints. In Proc. IEEE/ACM Design Automation Conference (DAC), pages 432-437, 2000.
2. R. Chou, K. Saluja, and V. Agrawal. Scheduling tests for VLSI systems under power constraints. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5(2): 175-184, June 1997.
3. P. Flores, J. Costa, H. Neto, J. Monteiro, and J. Marques-Silva. Assignment and reordering of incompletely specified pattern sequences targeting minimum power dissipation. In 12th International Conference on VLSI Design, pages 37-41, 1999.
4. V. Iyengar and K.Chakrabarty. Precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip. In VLSI Test Symposium (VTS), pages 368-374, 2001.
5. E. Larsson and Z. Peng, An integrated system-on-a-chip test framework. In Design Automation and Test conference in Europe (DATE), pages 138-144, 2001.
6. V. Muresan, X. Wang, V. Muresan, and M. Vladutiu. A comparison of classical scheduling approaches in power-constrained block-test scheduling. In Proc. IEEE International Test Conference (ITC 2000), pages 882-891, 2000.
7. N. Nicolici and B. Al-Hashimi. Power conscious test synthesis and scheduling for BIST RTL data paths. In Proc. IEEE International Test Conference (ITC 2000), 2000.
8. M. Nourani and J. Chin. Power-time trade off in test scheduling for SoCs. In Proc. IEEE International Conference on Computer Design(ICCD), 2003.
9. C. Ravikumar, G. Chandra, and A. Verma. Simultaneous module selection and scheduling for power-constrained testing of core based systems. In 13th International Conference on VLSI Design, pages 462-467, 2000.
10. P. Rosinger, B. Al-Hashimi, and N. Nicolici. Scan architecture with mutually exclusive scan segment activation for shift and capture power reduction. IEEE Transactions on Computer Aided Design of Integrated Circuits, pages 1142-1154, 2004.
11. C. Shi and R. Kapur. How power aware test improves reliability and yield. In EEDesign.com. September 15 2004.
12. K. Skadron, M. Stan, W. huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperatureaware microarchitecture. In ISCAS, 2003.
13. S. Wang and S. Gupta. ATPG for heat dissipation minimization during test application. IEEE Transactions on Computers, 47(2):256-262, February 1998.