Recent changes and future trends in general purpose processor architectures to support image and video applications

IEEE International Conference on Image Processing

Volumn 3, Issue , 2003, Pages 85-88

  Debes, Eric ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; COMPUTER SOFTWARE; DATA TRANSFER; ELECTRIC POTENTIAL; ENERGY EFFICIENCY; ENERGY UTILIZATION; MICROPROCESSOR CHIPS; TRANSISTORS; VIDEO SIGNAL PROCESSING;

MULTITHREADING; VIDEO STREAMS;

IMAGE PROCESSING;

EID: 0344271817     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. T. Mudge, "Power: A first class design constraint," Computer, vol. 34, no. 4, pp. 52-57, April 2001.
2. L. Kohn, G. Maturana, M. Tremblay, A. Prabhu, and G. Zyner, "The visual instruction set (VIS) in Ultra-SPARC," Compcon '95.'Technologies for the Information Superhighway', Digest of Papers, pp. 462-469, March 1995.
3. Ruby Lee, "Subword Parallelism with MAX2," IEEE Micro, vol. 16, no. 4, August 1996.
4. A. Peleg and U. Weiser, "MMX technology extension to the Intel architecture," IEEE Micro, vol. 16, no. 4, pp. 42-50, August 1996.
5. Keith Diefendorff, Pradeep K. Dubey, Ron Hochsprung, and Hunter Scales, "AltiVec Extension to PowerPC Accelerates Media Processing," IEEE Micro, pp. 85-95, March/April 2000.
6. Intel Corporation, "Intel Wireless MMX," www.intel.com/go/wirelessMMX/.
7. E. Debes, W. Macy, YK Chen, and M. Yeung, "Characterizing Multimedia Kernels on General-purpose Processors," Proceedings of the 2002 IEEE International Conference on Multimedia and Expo, vol. 2, pp. 113-116, August 2002.
8. M. Berekovic, H. J. Stolberg, M. B. Kulaczewski, P. Pirsch, H. Mller, H. Runge, J. Kneip, and B. Stabernack, "Instruction Set Extensions for MPEG-4 Video," Journal of VLSI Signal Processing Systems, vol. 23, no. 1, pp. 27-50, October 1999.
9. R.B. Lee and A.M. Fiskiran, "PLX: a fully subword-parallel instruction set architecture for fast scalable multimedia processing," Proceedings of the 2002 IEEE International Conference on Multimedia and Expo, vol. 2, pp. 117-120, August 2002.
10. H.M. Levy D.M. Tullsen, S.J. Eggers, "Simultaneous multithreading: Maximizing on-chip parallelism," Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 392-403, June 1995.
11. D. Marr, F. Binns, D. Hill, G. Hinton, D. Koufaty, J. Miller, M. Upton, "Hyper-Threading Technology Architecture and Microarchitecture," Intel Technology Journal, February 2002.
12. YK Chen, M. Holliman, E. Debes, S. Zheltov, A. Knyazev, S. Bratanov, R. Belenov, and I. Santos, "Media Applications on Hyper-Threading Technology," Intel Technology Journal, February 2002.
13. N.P. Jouppi, S.J.E. Wilton, "Tradeoffs in two-level on-chip caching," Proceedings the 21st Annual International Symposium on Computer Architecture, pp. 34-45, April 1994.
14. Intel Corporation, "Intel Architecture Software Developer's Guide," 2002.
15. C. J. Hughes, J. Srinivasan, and S. V. Adve, "Saving Energy with Architectural and Frequency Adaptations for Multimedia Applications," Proceedings of the 34th International Symposium on Microarchitecture (MICRO-34), pp. 250-261, December 2001.