Nanocrystal memory cell integration in a stand-alone 16-Mb NOR flash device

IEEE Transactions on Electron Devices

Volumn 54, Issue 6, 2007, Pages 1376-1383

  Gerardi, Cosimo ^a   Ancarani, Valentina ^a   Portoghese, Rosario ^a   Giuffrida, Stella ^a   Bileci, Marco ^a   Bimbo, Gabriella ^a   Brafa, Orazio ^a   Mello, Domenico ^a   Ammendola, Giuseppe ^a   Tripiciano, Elena ^a   Puglisi, Rosaria ^b   Lombardo, Salvatore A ^b  

^a STMICROELECTRONICS   (Italy)

^b CNR   (Italy)

Author keywords

Flash memories; Nanocrystal (NC) memories; Nonvolatile memories; Quantum dots

Indexed keywords

CHARGE TRAPPING; DIELECTRIC MATERIALS; NONVOLATILE STORAGE; SEMICONDUCTOR QUANTUM DOTS; THRESHOLD VOLTAGE;

NANOCRYSTAL MEMORY CELL; THERMAL BUDGET PROCESS;

FLASH MEMORY;

EID: 34249915052     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2007.895868     Document Type: Article

References (26)

1. J. De Blauwe, "Nanocrystal nonvolatile memory devices," IEEE Trans. Nanotechnol., vol. 1, no. 1, pp. 72-77, Mar. 2002.
2. S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. D. Chan, and D. Buchanan, "Volatile and non-volatile memories in silicon with nano-crystal storage," in IEDM Tech. Dig., 1995, pp. 521-524.
3. B. De Salvo, C. Gerardi, R. van Schaijk, S. Lombardo, D. Corso, C. Plantamura, S. Serafino, G. Ammendola, M. van Duuren, P. Goarin, W. Y. Mei, K. van der Jeugd, T. Baron, M. Gely, P. Mur, and S. Deleonibus, "Performance and reliability features of advanced non-volatile memories based on discrete traps," IEEE Trans. Device Mater. Rel., vol. 4, no. 3, pp. 377-389, Sep. 2004.
4. R. Muralidhar, R. F. Steimle, M. Sadd, R. Rao, C. T. Swift, E. J. Prinz, J. Yater, L. Grieve, K. Harber, B. Hradsky, S. Straub, B. Acred, W. Paulson, W. Chen, L. Parker, S. G. H. Anderson, M. Rossow, T. Merchant, M. Paransky, T. Huynh, D. Hadad, K.-M. Chang, and B. E. White, Jr., "An embedded silicon nanocrystal nonvolatile memory for the 90 nm technology node operating at 6 V," in IEDM Tech. Dig., 2003, pp. 26.2.1-26.2.4.
5. C. Gerardi, B. DeSalvo, S. Lombardo, and T. Baron, "Performances of Si nanocrystal memories obtained by CVD and their potentialities to further scaling of non-volatile memories," in Proc. IEEE ICICDT, Austin, TX, 2004, pp. 37-43.
6. R. A. Rao, T. Merchant, and R. Muralidhar, "Method of formation of nanocrystals on a semiconductor structure," U.S. Patent 6 784 103 B1, Aug. 31, 2004.
7. S. Madhukar, K. Smith, R. Muralidhar, D. O'Meara, M. Sadd, B.-Y. Nguyen, B. White, and B. Jones, "CVD growth of Si nanocrystals on dielectric surfaces for nanocrystal floating gate memories application," in Proc. Mater. Res. Soc. Symp., 2001, vol. 638, p. F5.2.1.
8. S. Lombardo, R. A. Puglisi, I. Crupi, D. Corso, G. Nicotra, L. Perniola, B. C. De Salvo, and C. Gerardi, "Distribution of the threshold voltage window in nanocrystal memories with Si dots formed by chemical vapor deposition: Effect of partial self-ordering," in Proc. 20th IEEE Non Volatile Semicond. Memory Workshop, Monterey, CA, 2004, pp. 69-70.
9. P. Cappelletti, C. Golla, P. Olivo, and E. Zanoni, Eds., Flash Memories. Boston, MA: Kluwer, 1999.
10. R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, "Introduction to flash memory," Proc. IEEE, vol. 91, no. 4, pp. 489-502, Apr. 2003.
11. G. Ginami, D. Canali, D. Fattori, G. Girardi, P. Scintu, L. Tarchini, and D. Tricarico, "Survey on flash technology with specific attention to the critical process parameters related to manufacturing," Proc. IEEE, vol. 91, no. 4, pp. 503-522, Apr. 2003.
12. C. Gerardi, G. Ammendola, M. Melanotte, S. Lombardo, and I. Crupi, "Reliability and retention study of nanocrystal cell array," in Proc. 32nd ESSDERC, 2002, pp. 475-478.
13. R. F. Steimle, R. Rao, C. T. Swift, K. Harber, S. Straub, R. Muralidhar, B. Hradsky, J. A. Yater, E. J. Prinz, W. Paulson, M. Sadd, C. Parikh, S. G. H. Anderson, T. Huynh, B. Acred, L. Grieve, M. Rossow, R. Mora, B. Darlington, K.-M. Chang, and B. E. White, Jr., "Integration of silicon nanocrystals into a 6 V 4 Mb nonvolatile memory array," in Proc. 20th IEEE Non Volatile Semicond. Memory Workshop, Monterey, CA, 2004, pp. 73-74.
14. 2," J. Appl. Phys., vol. 95, no. 4, pp. 2049-2055, Feb. 2004.
15. 2 by energy filtered transmission electron," Appl. Surf. Sci. vol. 205, no. 1-4, pp. 304-308, 2003.
16. F. Mazen, T. Baron, G. Bremond, N. Buffet, N. Rochat, P. Mur, and M. N. Semeria, "Influence of the chemical properties of the substrate on silicon quantum dot nucleation," J. Electrochem. Soc., vol. 150, no. 3, pp. G203-G208, 2003.
17. B. De Salvo, C. Gerardi, S. Lombardo, T. Baron, L. Perniola, D. Mariolle, P. Mur, A. Toffoli, M. Gely, M. N. Semeria, S. Deleonibus, G. Ammendola, V. Ancarani, M. Melanotte, R. Bez, L. Baldi, D. Corso, I. Crupi, R. A. Puglisi, G. Nicotra, E. Rimini, F. Mazen, G. Ghibaudo, G. Pananakakis, C. M. Compagnoni, D. Ielmini, A. Lacaita, A. Spinelli, Y. M. Wan, and K. van der Jeugd, "How far will silicon nanocrystals push the scaling limits of NVMs technologies?" in IEDM Tech. Dig., 2003, pp. 26.1.1-26.1.4.
18. I.-G. Kim, K. Yanagidaira, and T. Hiramoto, "Scaling of nanocrystal memory cell by direct tungsten bitline on self-aligned landing plug polysilicon contact," IEEE Electron Device Lett., vol. 25, no. 5, pp. 265-267, May 2004.
19. R. F. Steimle, R. Rao, M. Sadd, C. Swift, B. Hradsky, S. Straub, T. Merchant, M. Stoker, C. Parikh, S. Anderson, M. Rossow, J. Yater, B. Acred, K. Harber, E. Prinz, B. E. White, Jr., and R. Muralidhar, "Silicon nanocrystals: From Coulomb blockade to memory arrays," in Proc. 4th IEEE Conf. Nanotechnol., 2004, pp. 290-292.
20. 2 and NO ambient," J. Appl. Phys., vol. 93, no. 9, pp. 5637-5642, May 2003.
21. I. Crupi, D. Corso, G. Ammendola, S. Lombardo, C. Gerardi, B. De Salvo, G. Ghibaudo, E. Rimini, and M. Melanotte, "Peculiar aspects of nanocrystal memory cells: Data and extrapolations," IEEE Trans. Nanotechnol., vol. 2, no. 4, pp. 319-323, Dec. 2003.
22. J.-D. Lee, S.-H. Hur, and J.-D. Choi, "Effects of floating-gate interference on NAND flash memory cell operation," IEEE Electron Device Lett., vol. 23, no. 5, pp. 264-266, May 2002.
23. S. Lombardo, C. Gerardi, D. Corso, G. Ammendola, I. Crupi, and M. Melanotte, "Effects of the distributed charge storage in nanocrystal memory cells," in Proc. 19th IEEE Non Volatile Semicond. Memory Workshop, Monterey, CA, 2003, pp. 69-70.
24. C. Gerardi, S. Lombardo, B. De Salvo, V. Ancarani, D. Corso, G. Ammendola, G. Nicotra, D. Deleruyelle, M. Melanotte, E. Rimini, and S. Deleonibus, "Fast and low voltage program/erase in nanocrystal memories: Impact of control dielectric optimization," in Proc. 20th IEEE Non Volatile Semicond. Memory Workshop, Monterey, CA, 2004, pp. 71-72.
25. B. Hradsky, R. Muralidhar, R. A. Rao, B. Steimle, S. Straub, B. E. White, Jr., M. Sadd, S. G. H. Anderson, J. A. Yater, C. T. Swift, B. Acred, J. Peschke, E. J. Prinz, and K. M. Chang, "Nanocrystal physical attributes influencing non-volatile memory performance," in Proc. IEEE Device Res. Conf. Dig., 2005, vol. 1, pp. 37-38.
26. H. P. Gasquet, R. F. Steimle, R. Rao, and R. Muralidhar, "Impact of nanocrystal size on NVM array reliability performance," in Proc. 22nd IEEE Non Volatile Semicond. Memory Workshop, Monterey, CA, 2006, pp. 64-65.