Network-on-Chip: A new paradigm for system-on-chip design

2005 International Symposium on System-on-Chip, Proceedings

Volumn 2005, Issue , 2005, Pages 2-6

  Nurmi, Jari ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; COMMUNICATION SYSTEMS; COMPUTATION THEORY; COMPUTER NETWORKS; MICROPROCESSOR CHIPS; TERMINOLOGY;

LAYERED PROTOCOLS; NETWORK-ON-CHIP; PROPOSED NETWORKS;

EMBEDDED SYSTEMS;

EID: 33847217640     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/issoc.2005.1595630     Document Type: Conference Paper

References (26)

1. H. Tenhunen and A. Jantsch (eds.), Networks on Chip, Kluwer Academic Publishers, 2003.
2. J. Nurmi, H. Tenhunen, J. Isoaho, A. Jantsch (eds.), InterconnectCentric Design for Advanced SoC and NoC, Kluwer Academic Publishers, 2004.
3. L. Benini and G. de Micheli, "Networks on Chips: A New SoC Paradigm," Computer, vol. 35, no. 1, Jan 2002, pp. 70-78.
4. F. Karim, A. Ngyen, and S. Dey, "An interconnect architecture for networking systems on chps," IEEE Micro, vol 22, no. 5, Sept.-Oct. 2002, pp. 3645.
5. H. Kariniemi and J. Nurmi, "Fault-Tolerant XGFT Network-on-Chip for Multi-Processor System-on-Chip Circuits," in Proc. International Conference on Field Programmable Logic and Applications, Tampere, Finland, August 24-26, 2005, pp. 203-210.
6. th Design Automation Conference, June 21-25, 1999, pp. 873-878.
7. J. Bainbridge, Asynchronous System-on-Chip Interconnect, Springer, Heidelberg, Germany, 2002.
8. D. Bertozzi and L, Benini, "Xpipes: a network-on-chip architecture for gigascale systems-on-chip," IEEE Circuits and Systems Magazine, vol 4, issue 2, 2004, pp. 18-31.
9. OCP International Partnership. Open Core Protocol Specification, 2001.
10. D. Sigüenza Tortosa, T. Ahonen, and J. Nurmi, "Issues in the Development of a Practical NoC: The Proteo Concept," Integration, The VLSI Journal, Elsevier, Vol. 38, pp. 95-105, October 2004.
11. I. Saastamoinen, D. Sigüenza Tortosa, and J. Nurmi, "Interconnect IP for Gigascale System-on-Chip," in Proc. European Conference on Circuit Theory and Design (ECCTD'01), Espoo, Finland, August 28-31, 2001, pp. 281-284.
12. D. Sigüenza Tortosa and J. Nurmi, "System Monitoring and Reconfiguration in Proteo NoC," invited paper in Proc. ReCoSoC 2005, Montpellier, France, June 27-29, 2005.
13. X. Wang, D. Sigüenza Tortosa, T. Ahonen, and J. Nurmi, "Asynchronous Network Node Design for Network-on-Chip," in Proc. International Symposium on Signals Circuits and Systems - ISSCS2005, Iasi, Romania, July 14-15, 2005.
14. VSI Alliance, On-chip bus development working group virtual component interface standard version 2 (OCB 2 2.0), April 2001, 132 pages.
15. M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch, "The Nostrum backbone-a communication protocol stack for Networks on Chip," in Proc. International Conference on VLSI Design, 2004, pp. 693-696.
16. D. Wiklund and D. Liu,"SoCBUS: Switched network on chip for hard real time embedded sytems," in Proc. International Symposium on Parallel and Distributed Processing, April 22-26., 2003.
17. P. Wolkotte, G. Smit, G. Rauwerda, and L. Smit, "An energy-efficient reconfigurable circuit-switched Nerwork-on-Chip," in Proc. IEEE International Symposium on Parallel and Distributed Processing, April 4-8, 2005.
18. P. Guerrier and A. Greiner, "A generic architecture for on-chip packet-switched interconnections," In Proc. DATE 2000, Paris, France, March 27-30, 2000, pp.250-256.
19. H. Kariniemi and J. Nurmi, "Reusable XGFT interconnect IP for Network-on-Chip implementations," in Proc. International Symposium on System-on-Chip, Nov. 16-18, 2004, pp. 95-102.
20. H. Kariniemi and J. Nurmi, "New Adaptive Routing Algorithm for Extended Generalized Fat Trees On-Chip," in Proc. International Symposium on System-on-Chip, Tampere, Finland, November 19-21, 2003, pp. 113-118.
21. 'h Asilomar Conference on Signals, Systems, and Computers, 2001, vol. 2, Nov. 2001.
22. X. Wang and J. Nurmi, "An On-Chip CDMA Communication Network," in Proc. International Symposium on System-on-Chip, Tampere, Finland, November 15-17, 2005.
23. A. Lines, "Asynchronous interconnect for synchronous SoC design," IEEE Micro, vol 24, no. 1, 2004, pp. 32-41.
24. J. Bainbridge and S. Furber, "CHAIN: A delay insensitive chip area interconnect," IEEE Micro, vol 22, no. 5, 2002, pp. 16-23.
25. K. Goossens, J. Dielissen, and A. Rǎdulescu, "Æthereal Network-on-Chip: Concepts, architectures and implementations," IEEE Design & Test of Computers, vol 22, no. 5, 2005, pp. 414-421.
26. P. Pande, C. Grecu, A. Ivanov, R. Saleh, and G. de Micheli, "Design, synthesis, and test of networks on chips," IEEE Design & Test of Computers, vol 22, no. 5, 2005, pp. 404-413.