New adaptive routing algorithm for extended generalized fat trees on-chip

2003 International Symposium on System-on-Chip, SoC 2003 - Proceedings

Volumn , Issue , 2003, Pages 113-114

  Kariniemi, Heikki ^a   Nurmi, Jari ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE ROUTING ALGORITHM; EXTENDED GENERALIZED FAT TREES; NETWORK TOPOLOGY; ON CHIPS; PACKET SWITCHED NETWORK; SHORTEST-PATH; SIMULATION RESULT;

ADAPTIVE ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; ELECTRIC NETWORK TOPOLOGY; PROGRAMMABLE LOGIC CONTROLLERS; ROUTING ALGORITHMS; SCALABILITY; SWITCHING CIRCUITS;

TREES (MATHEMATICS);

EID: 21244452914     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. L. Benini, and G. De Micheli, "Networks on Chips: A New SoC Paradigm", Computer, 35(1), 2002, pp. 70-78.
2. S.K. Tewksbury, and M. Uppuluri, "Interconnections/Micro-Networks for Integrated Microelectronics", Proceedings of GLOBECOM'92, Orlando, FL, USA, 1992, pp. 180-186.
3. W.J. Dally, and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks", Proceedings of Design Automation Conference, Las Vegas, NV, USA, 2001, pp. 684-689.
4. C.E. Leiserson, "Fat Trees: Universal Networks for Hardware-Efficient Supercomputing", IEEE Transactions on Computers, C-34(10), 1985, pp. 892-901.
5. C.E. Leiserson, Z.S. Abuhamdeh, D.C. Douglas, C.R. Feynman, M.N. Ganmukhi, J.V. Hill, W.D. Hillis, B.C. Kuszmaul, M.A.S. Pierre, D.S. Wells, M.C. Wong, S.-W. Yang, and R. Zak, "The Network Architecture of the Connection Machine CM-5", Proceedings of the 4th Annual ACM Symposium on Parallel Algorithms and Architectures, San Diego, California, USA, 1992, pp. 272-285.
6. J. Beecroft, M. Homewood, and M. McLaren, "Meiko CS-2 Interconnect Elan-Elite Design", Parallel Computing, 20(10-11), 1994, pp. 1627-1638.
7. S.R. Ohring, M. Ibel, S.K. Das, and M.J. Kumar, "On Generalized Fat Trees", Proceedings of 9'th International Parallel Processing Symposium, Santa Barbara, CA, USA, 1995, pp. 37-44.
8. H. Kariniemi, and J. Nurmi, "New Routing Algorithm for Improving the Throughput of Fat Tree Interconnection Networks", Proceedings of IASTED International Conference on Computer Science and Technology (CST 2003), Cancun, Mexico, 2003, pp. 375-381.
9. L.M. Ni, Y. Gui, and S. Moore, "Performance Evaluation of Switch-Based Wormhole Networks", IEEE Transactions on Parallel and Distributed Systems, 8(5), 1997, pp. 462-474.
10. P.J. Ashenden, "Comparison of Recursive and Repetitive Models of Recursive Hardware Structure", Proceedings of VHDL International Users Forum, Oakland, CA, USA, 1994, pp 80-89.
11. A. DeHon, "Compact, Multilayer Layout for Butterfly Fat-Tree", Proceedings of the 12th Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA), Bar Harbor, Maine, USA, 2000, pp 206-215.
12. W.J. Dally, and C.L. Seitz, "Deadlock-Free Message Routing in Multicomputer Interconnection Networks", IEEE Transactions on Computers, C-34(5), pp 547-553.
13. R.I. Greenberg, and O. Hyeong-Cheol, "Universal Wormhole Routing", IEEE Transaction on Parallel and Distributed Systems, 8(3), 1997, pp. 254-262.
14. P. Guerrier, and A. Greiner, "A Generic Architecture for On-Chip Packet-Switched Interconnects", Proceedings of Design, Automation and Test in Europe Conference and Exhibition 2000 (DATE 2000), Paris, France, pp. 250-256.
15. P.P. Pande, C. Grecu, A. Ivanov, and R. Saleh, "Design of a Switch for Network on Chip Applications", Proceedings of International Symposium on Circuits and Systems (ISCAS), Bangkok, Thailand, 2003, pp. 217-220.