Issues in the development of a practical NoC: The Proteo concept

Integration, the VLSI Journal

Volumn 38, Issue 1, 2004, Pages 95-105

  Sigüenza Tortosa, David ^a   Ahonen, Tapani ^a   Nurmi, Jari ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

Communication centric design; Network on Chip; System on Chip

Indexed keywords

AUTOMATION; CROSSTALK; ELECTRONIC EQUIPMENT; GATES (TRANSISTOR); LEAKAGE CURRENTS; MICROPROCESSOR CHIPS; PERFORMANCE; SPECIFICATIONS;

COMMUNICATION-CENTRIC DESIGN; NETWORK-ON-CHIP (NOC); PACKET SWITCHING NETWORKS; SYSTEM-ON-CHIP;

SWITCHING NETWORKS;

EID: 9544242739     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.vlsi.2004.07.015     Document Type: Article

References (24)

1. J. Muttersbach, T. Villiger, H. Kaeslin, N. Felber, W. Fichtner, Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems, in: Proceedings of the 12th Annual IEEE International ASIC/SOC Conference, Washington, DC, USA, September 1999.
2. A.M. Rincon, C. Cherichetti, J.A. Monzel, D.R. Stauffer, M.T. Trick, Core design and system-on-a-chip integration, IEEE Design Test Comput. 14 (4) (1997) 26-35.
3. D. Sylvester, K. Keutzer, A global wiring paradigm for deep submicron design, IEEE Trans. Comput. Aid. Design Integr. Circuit. Syst. (2000) 242-252.
4. J.A. Rowson, A. Sangiovanni-Vincentelli, Interface-based design, in: Proceedings of DAC, Anaheim, CA, USA, June 1997.
5. Virtual component interface standard, http://www.vsi.org, April 2001.
6. M. Birnbaum, H. Sachs, How VSIA answers the SoC dilemma, IEEE Comput. (1999) 42-49.
7. The open core protocol international partnership.
8. W. Maly, H. Heineken, J. Khare, P.K. Nag, Design for manufacturability in submicron domain, in: Proceedings of ICCAD, San Jose, USA, November 1996.
9. The coreconnect bus architecture, http://www.chip.ibm.com/products/ coreconnect/index.html.
10. Sonics micronetwork: Technical overview, http://www.sonicsinc.com/Pages/ Networks.html.
11. E. Salminen, V. Lahtinen, K. Kuusilinna, T. Hämäläinen, Overview of bus-based system-on-chip interconnections, in: Proceedings of ISCAS, Scottsdale, AZ, USA, May 2002.
12. P. Guerrier, A. Greiner, A generic architecture for on-chip packet-switched interconnections, in: Proceedings of DATE 2000, Paris, France, March 2000.
13. W.J. Dally, B. Towles, Route packets, not wires: On-chip interconnection networks, in: Proceedings of DAC, Las Vegas, USA, June 2001.
14. K. Goossens, J. van Meerbergenm, A. Peeters, P. Wielage, Networks on silicon: combining best-effort and guaranteed services, in: Proceedings of DATE, 2002.
15. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, A. Sangiovanni- Vincentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, in: Proceedings of DAC, Las Vegas, USA, June 2001.
16. I. Saastamoinen, D. Sigüeniza-Tortosa, J. Nurmi, An IP-based on-chip packet-switched network, in: A. Jantsch, H. Tenhunen (Eds.), Networks on chip, Kluwer Academic, Dordrecht, 2003, pp. 193-213 (Chapter 10).
17. D.A. Sigüenza-Tortosa, J. Nurmi, From buses to networks, in: J. Nurmi, J. Isoaho, A. Jantsch (Eds.), Interconnect Centric Design for Advanced SoC and NoC, Kluwer Academic, Dordrecht, 2004, pp. 231-251 (Chapter 9).
18. D.A. Sigüenza-Tortosa, J. Nurmi, Packet scheduling in Proteo NoC, in: Proceedings of IASTED PDCN, Innsbruck, Austria, February 2004.
19. D.A. Sigüenza-Tortosa, J. Nurmi, Packet scheduling configuration in Proteo Network-on-Chip, in: Proceedings of IEE CSNDSP, Newcastle, UK, July 2004.
20. W.J. Dally, Performance analysis of k-ary n-cube interconnection networks, IEEE Trans. Comput. 39 (6) (1990) 775-785.
21. M. Alho, J. Nurmi, Implementation of interface router ip for proteo network-on-chip, in: Proceedings of IEEE DDECS, Poznan, Poland, April 2003.
22. D.A. Sigüenza-Tortosa, J. Nurmi, VHDL-Based simulation environment for Proteo NoC, in: Proceedings of IEEE HLDVT, Cannes, France, October 2002.
23. M. Alho, Implementation of flexible network nodes in proteo network, Master's thesis, Digital and Computer Systems Laboratory, Tampere University of Technology, Finland, October 2002.
24. T. Ahonen, D.A. Sigüenza-Tortosa, Hong Bin, J. Nurmi, Topology optimization for application-specific networks-on-chip, in: Proceedings of IEEE SLIP, Paris, France, February 2004.